Home > Community > Forums > Logic Design
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Logic Design Forum

Page 1 of 28     12345 ... Last
  Topics   Replies     Views     Last Post  
Sticky Logic Design Forum Posting Guidelines
started by tstark  on 06 Feb 2014 11:02 AM   
0 5149 By tstark
06 Feb 2014 11:02 AM   
Post Using RC to estimate leakage & dynamic power from different synthesis runs
started by kenearth  on 28 Aug 2014 11:00 AM   
0 1066 By kenearth
28 Aug 2014 11:00 AM   
Post How to perform dynamic power analysis using RTL compiler
started by marten  on 18 Aug 2014 08:19 AM   
1 1231 By grasshopper
18 Aug 2014 08:44 AM   
Post LEC debug points report generation ???
started by aperla  on 29 May 2014 08:03 AM   
2 3029 By sogold
22 Jul 2014 07:53 PM   
Post LEC - Conformal RTL to netlist mismatch
started by hnfq  on 11 Jul 2012 12:21 PM   
11 7683 By grasshopper
08 Jul 2014 06:53 AM   
Post what is the Purpose of initial_target attribute of a cost group?
started by anudeep  on 23 May 2014 11:43 AM   
0 2869 By anudeep
23 May 2014 11:43 AM   
Post LEC mismatch b/w RTL and Lec-Friendly netlist
started by anudeep  on 23 May 2014 11:36 AM   
0 2867 By anudeep
23 May 2014 11:36 AM   
Post how to synthesize delay elements in RTL complier
started by micro469  on 17 Apr 2014 11:25 AM   
3 3027 By grasshopper
24 Apr 2014 07:23 PM   
Post unmapped points with Conformal
started by nozuey  on 24 Apr 2014 04:59 PM   
0 2907 By nozuey
24 Apr 2014 04:59 PM   
Post How to force a small gate structure during RTL Compiler synthesis?
started by rexnyu  on 24 Apr 2014 11:09 AM   
0 2907 By rexnyu
24 Apr 2014 11:09 AM   
Post Avoid race condition at SPI_slave synthesis
started by alphus  on 21 Apr 2014 03:03 AM   
0 2879 By alphus
21 Apr 2014 03:03 AM   
Post Unsupported SDC Commands(remove_attribute) in RC
started by doydodo  on 21 Apr 2014 12:37 AM   
0 2865 By doydodo
21 Apr 2014 12:37 AM   
Post How to simulate after synthesis in NC launch or NC sim
started by micro469  on 17 Apr 2014 11:37 AM   
1 2936 By grasshopper
17 Apr 2014 08:24 PM   
Post conformal LEC
started by Indira S  on 13 Apr 2014 11:28 PM   
0 2736 By Indira S
13 Apr 2014 11:28 PM   
Post clock gating in RC
started by doydodo  on 09 Apr 2014 11:33 PM   
1 2730 By bmiller
10 Apr 2014 08:37 AM   
Post Conformal ECO - Equivalanece check
started by Prashant M  on 09 Apr 2014 04:52 AM   
0 2825 By Prashant M
09 Apr 2014 04:52 AM   
Post How to set ignore for some of blackbox pins in LEC?
started by lc337199  on 01 Apr 2014 04:40 PM   
1 2881 By lc337199
04 Apr 2014 03:31 PM   
Post external delay
started by IBKRAJU  on 03 Mar 2014 08:54 AM   
1 3503 By grasshopper
28 Mar 2014 06:18 AM   
Post Blackboxing in Conformal LEC.
started by Bhawan  on 28 Mar 2014 03:07 AM   
0 3285 By Bhawan
28 Mar 2014 03:07 AM   
Post Reading HDL files in RC
started by archive  on 03 Jan 2007 12:44 AM   
4 3884 By nagarjunsingir
20 Mar 2014 05:39 AM   

Page 1 of 28     12345 ... Last

There are 429 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.