Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 82 of 86     First ... 787980818283848586 Last
  Topics   Replies     Views     Last Post  
Post How to generate PinText for Chip level?
started by archive  on 13 Mar 2007 02:39 AM   
1 1091 By archive
13 Mar 2007 02:39 AM   
Post Any way to report logic names of buffers/inverters ripped up during PlaceDesign?
started by archive  on 12 Feb 2007 03:02 PM   
1 1144 By archive
12 Feb 2007 03:02 PM   
Post How to get the database address of the subModule?
started by archive  on 11 Feb 2007 11:23 PM   
4 1590 By archive
11 Feb 2007 11:23 PM   
Post Controlling logic names of CTS inserted buffers.
started by archive  on 07 Feb 2007 02:08 PM   
5 1963 By archive
07 Feb 2007 02:08 PM   
Post output pin connected to power/ground net
started by archive  on 07 Feb 2007 08:49 AM   
1 1629 By archive
07 Feb 2007 08:49 AM   
Post PVT corner for worst case power analysis
started by archive  on 18 Oct 2006 07:37 AM   
6 4813 By archive
06 Feb 2007 09:20 PM   
Post How to retrieve the variable which is defined in the SOC Encounter configure file ?
started by archive  on 04 Feb 2007 05:18 AM   
5 1966 By archive
04 Feb 2007 05:18 AM   
Post Richard Goering's blog on CPF
started by archive  on 31 Jan 2007 02:27 AM   
0 920 By archive
31 Jan 2007 02:27 AM   
Post Cadence website low power page
started by archive  on 31 Jan 2007 02:25 AM   
1 1092 By archive
31 Jan 2007 02:25 AM   
Post Low Power tip of the Week: Special cells fro advanced low power techniques
started by archive  on 31 Jan 2007 02:22 AM   
0 1031 By archive
31 Jan 2007 02:22 AM   
Post Low Power Tip of the Week: Power consumption on tester
started by archive  on 16 Jan 2007 07:56 AM   
1 1104 By archive
16 Jan 2007 07:56 AM   
Post How to make nanoroute understand "USEMINSPACING"
started by archive  on 10 Jan 2007 11:27 PM   
4 1738 By archive
10 Jan 2007 11:27 PM   
Post How to check for min pin spacing violations
started by archive  on 05 Jan 2007 11:10 AM   
1 1181 By archive
05 Jan 2007 11:10 AM   
Post Choice of default extraction mode and detailed extraction mode
started by archive  on 02 Jan 2007 10:33 AM   
1 1200 By archive
02 Jan 2007 10:33 AM   
Post How to fix all registers in encounter
started by archive  on 20 Dec 2006 08:01 AM   
2 1605 By archive
20 Dec 2006 08:01 AM   
Post How to identify fractional cells
started by archive  on 12 Dec 2006 03:01 PM   
1 1226 By archive
12 Dec 2006 03:01 PM   
Post Low Power Tip of the Week: Decap cells
started by archive  on 08 Dec 2006 11:55 AM   
1 1259 By archive
08 Dec 2006 11:55 AM   
Post tip of the week: improve run time during initial placement
started by archive  on 05 Dec 2006 01:50 AM   
4 1636 By archive
05 Dec 2006 01:50 AM   
Post Low Power tip of the Week: MSV synthesis - implications
started by archive  on 21 Nov 2006 05:47 PM   
0 964 By archive
21 Nov 2006 05:47 PM   
Post Change names in FE
started by archive  on 09 Nov 2006 06:31 AM   
1 1156 By archive
09 Nov 2006 06:31 AM   

Page 82 of 86     First ... 787980818283848586 Last

There are 1196 guest(s) and 2 member(s) online:
FrancisFogarty,

Most Active Users
1. FrancisFogarty (46)   

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.