Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 9 of 85     First ... 5678910111213 ... Last
  Topics   Replies     Views     Last Post  
Post Minstep violation and Minhole violation
started by amythpai  on 28 Apr 2013 12:27 PM   
1 624 By Kari
19 Sep 2013 11:35 AM   
Post Sliced P&R
started by Aram Shahinyan  on 06 May 2013 12:49 AM   
1 483 By Kari
19 Sep 2013 11:33 AM   
Post net_delay calculation
started by victory2vicky  on 02 Apr 2013 03:55 AM   
1 551 By Kari
19 Sep 2013 11:16 AM   
Post how do i set wire width and space for a particular net?
started by flyinmeteor  on 25 Mar 2010 04:28 AM   
7 2510 By Kari
19 Sep 2013 11:14 AM   
Post dbGet query inst/term driver
started by fitz  on 18 Sep 2013 06:11 AM   
2 388 By fitz
18 Sep 2013 06:50 AM   
Post Clock Tree Synthesis Through Narrow Corridors
started by dfick  on 11 Sep 2013 08:49 AM   
2 314 By fitz
13 Sep 2013 06:25 AM   
Post Encounter Test: write a pin assigment file
started by oalpago  on 01 Dec 2010 06:38 AM   
3 1677 By Srikanth Y
11 Sep 2013 10:22 PM   
Post create placement blockage for instance list
started by Emil M  on 09 Sep 2013 12:57 AM   
3 380 By fitz
11 Sep 2013 07:31 AM   
Post Negative Insertion Delay
started by Shuklaspeak  on 11 Sep 2013 03:22 AM   
0 279 By Shuklaspeak
11 Sep 2013 03:22 AM   
Post Propagated clock for reg2out
started by Aram Shahinyan  on 03 Sep 2013 12:25 AM   
8 865 By Aram Shahinyan
09 Sep 2013 02:12 AM   
Post RTL Import to Encounter in VHDL
started by Kabal  on 05 Sep 2013 04:58 PM   
1 425 By grasshopper
05 Sep 2013 10:53 PM   
Post id problem cells with verifyGeometry
started by gundicad  on 29 Aug 2013 10:36 AM   
2 384 By gundicad
05 Sep 2013 05:12 AM   
Post multiple pins in the same net (cds_thru layout synthesis)
started by FrancescMoll  on 04 Sep 2013 02:58 AM   
1 730 By fitz
04 Sep 2013 08:59 AM   
Post Combinational loop reported by RTL compiler
started by chinmay123  on 04 Sep 2013 03:01 AM   
0 327 By chinmay123
04 Sep 2013 03:01 AM   
Post VerifyGeometry not parsing all the sub area
started by AnandThibbaiah  on 28 Aug 2013 03:08 AM   
3 351 By wally1
29 Aug 2013 09:52 AM   
Post DRC Fixing in Encounter
started by metalhead  on 26 Aug 2013 11:44 PM   
3 440 By fitz
28 Aug 2013 05:57 AM   
Post How to eradicate a net completely
started by AThomasL  on 30 Jul 2013 08:49 AM   
3 561 By fitz
24 Aug 2013 01:40 AM   
Post Adding fillers
started by ErezBS  on 20 Aug 2013 09:31 AM   
1 276 By fitz
23 Aug 2013 01:45 PM   
Post Timing ECO steps
started by ErezBS  on 14 Aug 2013 01:58 PM   
2 568 By fitz
23 Aug 2013 01:27 PM   
Post Problem while saving Netlist
started by Ridus  on 22 Aug 2013 11:24 PM   
1 293 By wally1
23 Aug 2013 07:47 AM   

Page 9 of 85     First ... 5678910111213 ... Last

There are 2537 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.