Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 72 of 86     First ... 686970717273747576 ... Last
  Topics   Replies     Views     Last Post  
Post How to set global clock signal routing in soc encounter?
started by Renee  on 21 Aug 2008 05:25 AM   
1 2462 By Kari
21 Aug 2008 09:21 AM   
Post senthesize sub-module
started by designer  on 21 Aug 2008 03:23 AM   
0 2106 By designer
21 Aug 2008 03:23 AM   
Post soc encounter output to Magic
started by Renee  on 15 Aug 2008 07:23 AM   
4 3178 By Renee
19 Aug 2008 07:35 AM   
Post First Encounter pin placement/layer
started by archive  on 18 Jun 2008 09:02 AM   
9 9464 By Kari
18 Aug 2008 06:53 PM   
Post Number of Non Equivalence Points after comparison in LEC Conformal
started by Azhar  on 18 Aug 2008 12:17 AM   
1 2846 By Azhar
18 Aug 2008 12:20 AM   
Post Encounter/Nanoroute - fixing DRC violations while keeping critical pre-routes untouched
started by ccabal  on 15 Aug 2008 08:50 AM   
4 6808 By ccabal
15 Aug 2008 01:42 PM   
Post Disable clock gating check for a module.
started by Tongju  on 09 Aug 2008 01:23 PM   
0 3045 By Tongju
09 Aug 2008 01:23 PM   
Post How to stream in Verilog to Virtuoso using "Retain reference library (No Merge)"
started by naderi  on 06 Aug 2008 12:50 PM   
3 5900 By BobD
08 Aug 2008 12:01 PM   
Post Power estimation after synthesis and Place-&-route
started by naderi  on 01 Aug 2008 05:26 PM   
0 2384 By naderi
01 Aug 2008 05:26 PM   
Post about dbgGPSAutoCellFunction
started by archive  on 20 Jun 2008 05:53 PM   
5 3578 By tarekray
28 Jul 2008 11:31 PM   
Post Encounter doesn't find pgpin in the power pad
started by archive  on 04 Jul 2008 05:16 PM   
1 2786 By admin
25 Jul 2008 03:07 PM   
Post db command to return cell PG pin layer shape
started by archive  on 04 Jul 2008 04:38 AM   
0 2091 By archive
04 Jul 2008 04:38 AM   
Post power planning for AMS design
started by archive  on 01 Jul 2008 05:24 AM   
0 2000 By archive
01 Jul 2008 05:24 AM   
Post Clock Tree Latency Calculation Difference between reportClockTree & report_timing
started by archive  on 20 Jun 2008 03:35 AM   
4 4174 By archive
01 Jul 2008 02:18 AM   
Post encounter and conformal
started by archive  on 27 Jun 2008 01:47 AM   
0 1969 By archive
27 Jun 2008 01:47 AM   
Post About GCELLGRID and TRACK Statement in DEF
started by archive  on 26 Jun 2008 09:00 PM   
5 3435 By archive
26 Jun 2008 09:00 PM   
Post Is there any approach to add global power net despite DesignImport pwoer tab?
started by archive  on 24 Jun 2008 07:03 AM   
0 1923 By archive
24 Jun 2008 07:03 AM   
Post NanoRoute CRASH, need help.....VERSION SOC-E 52 Update 5
started by archive  on 24 Jun 2008 06:03 AM   
1 2094 By archive
24 Jun 2008 06:03 AM   
Post Is it a MUST to use capTable to do .13um design?
started by archive  on 23 Jun 2008 02:03 AM   
5 3141 By archive
23 Jun 2008 02:03 AM   
Post A warning when doing timing-driven NanoRoute, Urgent!
started by archive  on 20 Jun 2008 10:05 AM   
4 2762 By archive
20 Jun 2008 10:05 AM   

Page 72 of 86     First ... 686970717273747576 ... Last

There are 1643 guest(s) and 1 member(s) online:
CYoung

Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.