Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 71 of 86     First ... 676869707172737475 ... Last
  Topics   Replies     Views     Last Post  
Post Manual pin placement: short errors at Floorplan stage
started by kulprashant  on 28 Aug 2008 01:19 AM   
5 3929 By Kari
08 Sep 2008 08:16 AM   
Post creating feedthroughs for a power domain
started by vicky  on 12 Aug 2008 10:18 PM   
3 3591 By vicky
05 Sep 2008 02:54 AM   
Post Problems with synthesis using RTL compiler and PKS
started by Renee  on 30 Aug 2008 08:39 AM   
2 4219 By grasshopper
03 Sep 2008 01:19 PM   
Post Can SRoute route to the line shape pin of Vdd and GND?
started by Renee  on 30 Aug 2008 08:22 AM   
3 3116 By Kari
03 Sep 2008 01:09 PM   
Post xilinx xc9500 and orcad
started by jyoung  on 31 Aug 2008 04:07 PM   
1 2230 By Dieds
02 Sep 2008 10:17 AM   
Post The viaGen found no shadow vias to rebuild
started by archive  on 16 Jun 2008 01:00 PM   
2 2883 By Renee
01 Sep 2008 04:00 AM   
Post Xilinx xc9500 and orcad 10.5
started by jyoung  on 31 Aug 2008 04:04 PM   
0 2035 By jyoung
31 Aug 2008 04:04 PM   
Post How to connect endcap cell vertically in soc encounter?
started by Renee  on 19 Aug 2008 07:45 AM   
10 6002 By Kari
29 Aug 2008 11:28 AM   
Post replace library cells
started by designer  on 28 Aug 2008 04:33 AM   
2 2538 By designer
28 Aug 2008 11:51 PM   
Post error after CTS: ERROR:TCLCMD-917
started by kulprashant  on 21 Aug 2008 09:26 AM   
10 5193 By kulprashant
28 Aug 2008 03:06 AM   
Post Why encounter places std cells on macro?
started by archive  on 01 Jul 2008 04:02 AM   
1 2762 By ScreenName
22 Aug 2008 06:23 AM   
Post How to set global clock signal routing in soc encounter?
started by Renee  on 21 Aug 2008 05:25 AM   
1 2438 By Kari
21 Aug 2008 09:21 AM   
Post senthesize sub-module
started by designer  on 21 Aug 2008 03:23 AM   
0 2090 By designer
21 Aug 2008 03:23 AM   
Post soc encounter output to Magic
started by Renee  on 15 Aug 2008 07:23 AM   
4 3142 By Renee
19 Aug 2008 07:35 AM   
Post First Encounter pin placement/layer
started by archive  on 18 Jun 2008 09:02 AM   
9 9264 By Kari
18 Aug 2008 06:53 PM   
Post Number of Non Equivalence Points after comparison in LEC Conformal
started by Azhar  on 18 Aug 2008 12:17 AM   
1 2807 By Azhar
18 Aug 2008 12:20 AM   
Post Encounter/Nanoroute - fixing DRC violations while keeping critical pre-routes untouched
started by ccabal  on 15 Aug 2008 08:50 AM   
4 6679 By ccabal
15 Aug 2008 01:42 PM   
Post Disable clock gating check for a module.
started by Tongju  on 09 Aug 2008 01:23 PM   
0 2997 By Tongju
09 Aug 2008 01:23 PM   
Post How to stream in Verilog to Virtuoso using "Retain reference library (No Merge)"
started by naderi  on 06 Aug 2008 12:50 PM   
3 5817 By BobD
08 Aug 2008 12:01 PM   
Post Power estimation after synthesis and Place-&-route
started by naderi  on 01 Aug 2008 05:26 PM   
0 2375 By naderi
01 Aug 2008 05:26 PM   

Page 71 of 86     First ... 676869707172737475 ... Last

There are 561 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.