Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 8 of 85     First ... 456789101112 ... Last
  Topics   Replies     Views     Last Post  
Post How to get best results from synthesis
started by Kirtesh Tiwari  on 05 Oct 2013 03:04 AM   
3 3732 By bmiller
08 Oct 2013 08:48 AM   
Post ELC problems with transistor model (subcircuit)
started by Rodrigo Soares  on 08 Oct 2013 08:32 AM   
0 3870 By Rodrigo Soares
08 Oct 2013 08:32 AM   
Post what is power switch and how they work in the design????
started by Kirtesh Tiwari  on 07 Oct 2013 01:43 AM   
2 4153 By Kirtesh Tiwari
07 Oct 2013 10:54 PM   
Post PnR tips, macros placement
started by vincentcold  on 26 Jul 2013 04:22 PM   
4 4183 By Kirtesh Tiwari
05 Oct 2013 03:35 AM   
Post Steps to perform Place & Route from Synthesized Netlist
started by dkhan  on 02 Oct 2013 03:30 AM   
1 3718 By wally1
02 Oct 2013 08:45 AM   
Post TI, Ultralibrarian, Orcad 10.5 and Pspice
started by adam128  on 26 Sep 2013 06:17 AM   
2 3728 By adam128
26 Sep 2013 09:00 AM   
Post UltraSim simulation issue for Power-up Rush Current Analysis with Power Gate(Switch)
started by fieldy  on 25 Sep 2013 12:53 PM   
0 2374 By fieldy
25 Sep 2013 12:53 PM   
Post Clock Tree Synthesis - Not able to add clock buffers
started by Northfork  on 22 Apr 2013 10:09 AM   
4 3227 By fitz
25 Sep 2013 11:02 AM   
Post Virtuoso 6.1.5 to encounter
started by Shameel  on 25 Sep 2013 12:05 AM   
0 2249 By Shameel
25 Sep 2013 12:05 AM   
Post Virtuoso 6.1.5 to encounter
started by Shameel  on 25 Sep 2013 12:05 AM   
0 2168 By Shameel
25 Sep 2013 12:05 AM   
Post How to optimize level shifter and isolation instances marked dont touch in Encounter
started by fieldy  on 22 Sep 2013 04:34 PM   
2 2470 By fieldy
24 Sep 2013 03:55 PM   
Post ETS Flow CCS versus NLDM models
started by maliv  on 19 Sep 2013 02:08 PM   
3 2632 By fitz
24 Sep 2013 06:46 AM   
Post Is post CTS optdesign command optimizes clock path.
started by vamsi611  on 20 Sep 2013 05:59 AM   
1 2154 By fitz
22 Sep 2013 12:50 PM   
Post Classification of nets in DEF
started by RobB  on 20 Sep 2013 09:51 AM   
1 2284 By fitz
22 Sep 2013 10:40 AM   
Post Ports mismatch
started by Ridus  on 26 Aug 2013 02:28 AM   
1 545 By Kari
19 Sep 2013 12:26 PM   
Post usage of standard cell libraries in Encounter
started by Kabal  on 31 Aug 2013 06:21 PM   
2 493 By Kari
19 Sep 2013 12:22 PM   
Post IR Drop and EM
started by ErezBS  on 10 Sep 2013 11:25 PM   
1 373 By Kari
19 Sep 2013 12:16 PM   
Post Fixing Transition violations
started by dinac123  on 29 Jul 2013 07:49 AM   
2 558 By Kari
19 Sep 2013 12:08 PM   
Post Short between IO filler blockage and IO pad pin
started by maxb  on 28 Apr 2010 05:20 PM   
3 1868 By Kari
19 Sep 2013 12:04 PM   
Post route follow pins inside a block ring.
started by gops  on 19 Jul 2013 11:10 AM   
2 572 By Kari
19 Sep 2013 12:02 PM   

Page 8 of 85     First ... 456789101112 ... Last

There are 2226 guest(s) and 2 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.