Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 67 of 86     First ... 636465666768697071 ... Last
  Topics   Replies     Views     Last Post  
Post HELP: synthesis of a Verilog code into a matrix crossbar (running at a frequency >= 1GHz) using Encounter
started by imran123  on 08 Jan 2009 01:40 PM   
1 2399 By Kari
26 Jan 2009 09:12 AM   
Post Virtuoso Stream In
started by Mooty  on 02 Jan 2009 12:01 AM   
1 2430 By Kari
26 Jan 2009 09:05 AM   
Post Definition of switching activity in RTL compiler
started by 1800calldft  on 23 Jan 2009 09:00 PM   
0 1413 By 1800calldft
23 Jan 2009 09:00 PM   
Post DVFS
started by gops  on 23 Jan 2009 02:42 AM   
1 1157 By grasshopper
23 Jan 2009 06:00 AM   
Post How to preserve logical function at hierarchical ports after some timing optimizations done with setOptMode -preserveModuleFunction false.
started by dlferrao  on 14 Jan 2009 11:17 AM   
0 1448 By dlferrao
14 Jan 2009 11:17 AM   
Post well tap and End cap cells
started by gops  on 13 Jan 2009 12:14 AM   
0 1119 By gops
13 Jan 2009 12:14 AM   
Post Reminder: Encounter Digital Implementation Office Hours Starting Soon
started by BobD  on 09 Jan 2009 05:39 AM   
0 874 By BobD
09 Jan 2009 05:39 AM   
Post annotate switching activity with TCF
started by alexsieh  on 06 Jan 2009 04:56 AM   
0 1354 By alexsieh
06 Jan 2009 04:56 AM   
Post worst operating conditions for typical library.
started by gops  on 01 Jan 2009 04:14 AM   
2 1878 By grasshopper
05 Jan 2009 07:11 AM   
Post Routing Halo?
started by RahulRc  on 31 Dec 2008 10:04 PM   
2 2107 By RahulRc
04 Jan 2009 09:22 PM   
Post SOC Encounter: Problem with multiple clocks
started by Sirrius  on 26 Dec 2008 12:10 PM   
1 1840 By BobD
29 Dec 2008 10:06 AM   
Post Routing 2 cells together
started by Mooty  on 29 Dec 2008 04:27 AM   
1 983 By BobD
29 Dec 2008 09:19 AM   
Post clock nets routing
started by spach  on 29 Dec 2008 12:23 AM   
1 1158 By BobD
29 Dec 2008 08:56 AM   
Post Simulting Layout synthesized with SOC Encounter
started by Sirrius  on 28 Dec 2008 05:59 PM   
0 1329 By Sirrius
28 Dec 2008 05:59 PM   
Post Static power analysis with SOC
started by DavidBD  on 18 Dec 2008 03:56 AM   
6 2326 By Kari
24 Dec 2008 09:30 AM   
Post Spacing violation Fix
started by RahulRc  on 24 Dec 2008 03:05 AM   
1 1161 By Kari
24 Dec 2008 09:16 AM   
Post captables
started by spach  on 23 Dec 2008 07:51 PM   
1 1294 By Kari
24 Dec 2008 09:08 AM   
Post Simulating "streamed-in" gds files
started by Sirrius  on 24 Dec 2008 02:42 AM   
0 845 By Sirrius
24 Dec 2008 02:42 AM   
Post dummy lefs
started by spach  on 23 Dec 2008 02:39 AM   
1 1015 By Kari
23 Dec 2008 11:25 AM   
Post lef generation
started by spach  on 23 Dec 2008 02:34 AM   
1 1730 By Kari
23 Dec 2008 11:23 AM   

Page 67 of 86     First ... 636465666768697071 ... Last

There are 563 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.