Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 7 of 85     First ... 34567891011 ... Last
  Topics   Replies     Views     Last Post  
Post get_property when hold is negative
started by rshree  on 19 Nov 2013 08:05 PM   
0 655 By rshree
19 Nov 2013 08:05 PM   
Post PEX extraction of a post place and route block
started by Agustino  on 18 Nov 2013 02:19 PM   
0 828 By Agustino
18 Nov 2013 02:19 PM   
Post Max Transition Violations in CTS report
started by Bardia B  on 17 Oct 2013 01:41 PM   
2 3875 By Bardia B
18 Nov 2013 01:14 PM   
Post Pipeline timing analysis
started by fitz  on 18 Nov 2013 07:05 AM   
0 827 By fitz
18 Nov 2013 07:05 AM   
Post Query instance row by row
started by Agustino  on 15 Nov 2013 10:48 AM   
2 1642 By Agustino
18 Nov 2013 06:01 AM   
Post Problem while loading abstract view in Encounter 11.13
started by selvam27  on 05 Nov 2013 12:43 AM   
0 2466 By selvam27
05 Nov 2013 12:43 AM   
Post Connect core ring and Power pads
started by LintonThiago  on 04 Nov 2013 10:41 AM   
1 2498 By Kari
04 Nov 2013 10:49 AM   
Post set_multicycle_path regarding
started by vimalraj  on 04 Nov 2013 03:46 AM   
0 2401 By vimalraj
04 Nov 2013 03:46 AM   
Post report_timing -max_paths regarding
started by vimalraj205  on 18 Oct 2013 10:12 PM   
5 3906 By sruthikesh
28 Oct 2013 07:54 AM   
Post samenet spacing violations
started by Priyatham  on 12 Jan 2010 04:59 AM   
3 4300 By meherravi
28 Oct 2013 06:10 AM   
Post Tech Lef missing SITE statements ?
started by marten  on 25 Oct 2013 05:45 AM   
2 3202 By marten
28 Oct 2013 02:20 AM   
Post IO boundary for rectilinear floorplan
started by metalhead  on 15 Oct 2013 11:50 PM   
1 3610 By vimalraj
25 Oct 2013 10:10 PM   
Post routing P/G for I/O cells
started by andreid  on 27 May 2013 01:43 PM   
2 3638 By andreid
25 Oct 2013 12:20 PM   
Post VDD VSS open violations on FULL CHIP boundary
started by bharat kurra  on 18 Oct 2013 01:53 AM   
1 3618 By vimalraj205
18 Oct 2013 10:05 PM   
Post Voltage Scaling in ETS ??
started by nidhiv  on 10 Oct 2013 05:53 AM   
1 3628 By fitz
11 Oct 2013 10:28 AM   
Post RS11 SoC Encounter, MMMC and several Warnings
started by marten  on 01 Oct 2013 08:16 AM   
1 3765 By fitz
10 Oct 2013 06:18 AM   
Post How to get best results from synthesis
started by Kirtesh Tiwari  on 05 Oct 2013 03:04 AM   
3 3728 By bmiller
08 Oct 2013 08:48 AM   
Post ELC problems with transistor model (subcircuit)
started by Rodrigo Soares  on 08 Oct 2013 08:32 AM   
0 3868 By Rodrigo Soares
08 Oct 2013 08:32 AM   
Post what is power switch and how they work in the design????
started by Kirtesh Tiwari  on 07 Oct 2013 01:43 AM   
2 4148 By Kirtesh Tiwari
07 Oct 2013 10:54 PM   
Post PnR tips, macros placement
started by vincentcold  on 26 Jul 2013 04:22 PM   
4 4175 By Kirtesh Tiwari
05 Oct 2013 03:35 AM   

Page 7 of 85     First ... 34567891011 ... Last

There are 2032 guest(s) and 3 member(s) online:
Adi Michael, TejaswiniCh, hannes

Most Active Users
1. hannes (46)   

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.