Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 5 of 86     First 123456789 ... Last
  Topics   Replies     Views     Last Post  
Post [Q] Edit Rules for SoC Encounter Stream-out Layer Map
started by M Refaat  on 07 Mar 2014 04:54 PM   
0 897 By M Refaat
07 Mar 2014 04:54 PM   
Post Via array is missing when importing DEF into Virtuoso
started by Ted345  on 07 Mar 2014 01:31 PM   
0 921 By Ted345
07 Mar 2014 01:31 PM   
Post postRoute in EDI13.2
started by BackerShu  on 01 Mar 2014 11:21 AM   
12 1625 By ajay01
05 Mar 2014 09:59 PM   
Post why my ELC internal power result so large???
started by Willvlsi  on 05 Mar 2014 04:14 PM   
0 632 By Willvlsi
05 Mar 2014 04:14 PM   
Post WARNING(SPMHNI-184): Device library warning detected.
started by maberu  on 03 Mar 2014 10:06 PM   
1 1334 By oldmouldy
05 Mar 2014 01:59 PM   
Post [Help] Warnings about metal layers in .map file
started by BackerShu  on 01 Mar 2014 02:07 PM   
3 1190 By Kari
04 Mar 2014 07:18 AM   
Post SOC Encounter producing functionality error
started by fieldy  on 28 Feb 2014 12:46 PM   
0 1185 By fieldy
28 Feb 2014 12:46 PM   
Post Timing constraine problem in synthesis
started by KUMARJAYA  on 27 Feb 2014 05:56 AM   
1 816 By grasshopper
27 Feb 2014 07:12 AM   
Post Spacing several instances of one standard cell using implant spacing rule
started by Guit56  on 27 Feb 2014 04:52 AM   
0 855 By Guit56
27 Feb 2014 04:52 AM   
Post TSMC 65nm GDS Import Problem
started by M Refaat  on 24 Feb 2014 02:04 PM   
3 1395 By Kari
26 Feb 2014 12:08 PM   
Post Gate array
started by jjgs  on 26 Feb 2014 09:48 AM   
0 945 By jjgs
26 Feb 2014 09:48 AM   
Post Missing VDD and VSS Connections in SoC Encounter Layout
started by PrasannaPC  on 26 Feb 2014 04:21 AM   
0 913 By PrasannaPC
26 Feb 2014 04:21 AM   
Post Mulitple AutoCTSRootPin - how CTS engine works
started by Chin Cypress  on 23 Feb 2014 02:05 AM   
0 1537 By Chin Cypress
23 Feb 2014 02:05 AM   
Post Connecting PMOS body to ground
started by MaK78  on 21 Feb 2014 02:45 PM   
0 1749 By MaK78
21 Feb 2014 02:45 PM   
Post Question regarding a SITE definition
started by Kabal  on 20 Feb 2014 08:19 PM   
1 1193 By Kari
21 Feb 2014 07:31 AM   
Post How to setup C4 Flip Chip Pads/Bumps in Encounter
started by stblock  on 14 Feb 2014 03:52 PM   
1 2201 By Kari
20 Feb 2014 02:55 PM   
Post Simulation of amplification circuit using ORCAD
started by Sunny13  on 20 Feb 2014 08:29 AM   
2 1217 By Sunny13
20 Feb 2014 09:20 AM   
Post ELC do not recognizing spectre format model file well
started by Willvlsi  on 19 Feb 2014 12:20 PM   
0 1322 By Willvlsi
19 Feb 2014 12:20 PM   
Post Multiple MinArea, No-Grid and Spacing Errors
started by Kabal  on 16 Feb 2014 06:34 PM   
0 1752 By Kabal
16 Feb 2014 06:34 PM   
Post How to design CHIPEDGE using encounter
started by ada86831  on 09 Jun 2011 12:00 PM   
4 2911 By stblock
11 Feb 2014 11:49 PM   

Page 5 of 86     First 123456789 ... Last

There are 299 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.