Home > Community > Forums > Digital Implementation

Email
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 4 of 76     First 12345678 ... Last
  Topics   Replies     Views     Last Post  
Post Current Driven Routing
started by Arslan  on 19 Mar 2013 11:09 PM    		0 202 By Arslan
19 Mar 2013 11:09 PM   
Post Design hierarchy in Encounter
started by Aram Shahinyan  on 13 Mar 2013 07:36 AM    		6 680 By Aram Shahinyan
19 Mar 2013 07:24 AM   
Post Doubt regarding SDF
started by selvam27  on 08 Jun 2012 04:21 AM    		7 1519 By kienu
18 Mar 2013 09:07 PM   
Post issue in creating clock tree
started by kienu  on 13 Mar 2013 10:55 PM    		1 486 By Kari
18 Mar 2013 12:44 PM   
Post 45 degree bend at corner
started by Arslan  on 18 Mar 2013 03:30 AM    		1 446 By Kari
18 Mar 2013 12:44 PM   
Post Place and route on SOC encounter
started by amythpai  on 17 Mar 2013 10:37 AM    		1 246 By BobD
18 Mar 2013 08:58 AM   
Post Virtual Clock and Synthesize :)
started by Ram S  on 16 Mar 2013 05:04 AM    		0 251 By Ram S
16 Mar 2013 05:04 AM   
Post clock tree synthesis for clock gating
started by quiet  on 27 Feb 2013 01:49 AM    		6 760 By quiet
12 Mar 2013 01:34 AM   
Post SOC Encounter pin layers
started by Aram Shahinyan  on 11 Mar 2013 11:22 AM    		5 342 By Aram Shahinyan
12 Mar 2013 12:03 AM   
Post ELC -- Characterization of cell with multi driver net
started by Thodoros  on 09 Mar 2013 04:49 AM    		0 260 By Thodoros
09 Mar 2013 04:49 AM   
Post SPEF differ between timeDesign and extractRC
started by steven2012  on 10 Dec 2012 10:18 PM    		3 709 By Kari
08 Mar 2013 12:54 PM   
Post IR DROP (vstrom)
started by pandamaneni  on 26 Feb 2013 10:20 PM    		1 545 By Kari
08 Mar 2013 12:44 PM   
Post Level of the Clock Tree
started by Yuqi  on 25 Feb 2013 06:45 AM    		1 520 By Kari
08 Mar 2013 12:41 PM   
Post EncounterDB Class Diagram (TCL objects, not Scheme)
started by fcandeliere  on 14 Feb 2013 03:05 AM    		3 652 By Kari
08 Mar 2013 12:30 PM   
Post Difference between AntennaAreaRatio and AntennaDiffAreaRatio
started by victory2vicky  on 08 Mar 2013 01:56 AM    		1 191 By wally1
08 Mar 2013 10:07 AM   
Post related to shielding
started by victory2vicky  on 07 Mar 2013 01:20 AM    		0 220 By victory2vicky
07 Mar 2013 01:20 AM   
Post clock gating cell??
started by ajay01  on 18 Feb 2013 03:43 AM    		2 580 By ajay01
05 Mar 2013 11:25 PM   
Post min slack?
started by Arslan  on 21 Feb 2013 02:10 AM    		1 495 By Kari
05 Mar 2013 11:21 AM   
Post TNS becomes negative at signoff?
started by Arslan  on 18 Feb 2013 03:27 AM    		1 506 By Kari
05 Mar 2013 11:19 AM   
Post Via Placement issue.
started by Leader  on 12 Feb 2013 08:44 PM    		1 535 By Kari
05 Mar 2013 11:11 AM   

Page 4 of 76     First 12345678 ... Last

There are 610 guest(s) and 2 member(s) online:
Chris DeWitt, Kayak

Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.