Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 11 of 86     First ... 789101112131415 ... Last
  Topics   Replies     Views     Last Post  
Post Clock mesh
started by Aram Shahinyan  on 07 Aug 2013 12:06 AM   
0 349 By Aram Shahinyan
07 Aug 2013 12:06 AM   
Post encounter streamout by preserving the partition
started by Shiny  on 31 Jul 2013 09:20 PM   
6 710 By wally1
05 Aug 2013 09:00 AM   
Post difference between cell_rise and rise_transition in library
started by victory2vicky  on 01 Aug 2013 09:37 PM   
1 500 By wally1
02 Aug 2013 08:07 AM   
Post IO filler cell violations power routing
started by amythpai  on 14 May 2013 01:14 AM   
1 698 By Kari
31 Jul 2013 08:33 AM   
Post command to check skew in ets
started by victory2vicky  on 31 Jul 2013 05:30 AM   
0 324 By victory2vicky
31 Jul 2013 05:30 AM   
Post net path name in LEC
started by kienu  on 30 Jul 2013 05:18 AM   
0 279 By kienu
30 Jul 2013 05:18 AM   
Post PSUB2 in TSMC = ? in Global Foundries
started by stinky  on 30 Jul 2013 12:02 AM   
0 398 By stinky
30 Jul 2013 12:02 AM   
Post analyze_early_rail - ERROR: (ENCPARA-1132)
started by Yemelya  on 24 Jul 2013 12:38 PM   
0 317 By Yemelya
24 Jul 2013 12:38 PM   
Post Make macro block pin visible in higher hierarchy
started by Mikutine  on 27 Jun 2013 04:12 AM   
2 540 By Mikutine
22 Jul 2013 08:17 AM   
Post Creating .lib file for a flipflop
started by Digital84  on 13 Jul 2013 08:08 PM   
1 346 By Andrew Beckett
13 Jul 2013 10:57 PM   
Post ELC D-flip flop characterization problem
started by rijudg  on 11 Jul 2013 12:49 PM   
0 486 By rijudg
11 Jul 2013 12:49 PM   
Post The 'UNITS' attribute should be set in the first lef file (technology lef)
started by Digital84  on 06 Jul 2013 10:22 AM   
1 477 By VKhlyupin
07 Jul 2013 11:54 PM   
Post About timing and slack
started by kasyab  on 30 Jun 2013 09:56 AM   
2 640 By kasyab
06 Jul 2013 11:35 AM   
Post 3rd party supplier for a standard cell library -> UMC 55nm 3v3
started by Terry2000  on 05 Jul 2013 08:31 AM   
0 362 By Terry2000
05 Jul 2013 08:31 AM   
Post Can I use just my top metal to create the entire power rings and strap
started by gops  on 28 Jun 2013 12:02 PM   
1 460 By VKhlyupin
05 Jul 2013 07:02 AM   
Post Is there a way to specify antenna info for top-level terminals?
started by FriendFX  on 17 Jun 2013 08:02 PM   
1 527 By VKhlyupin
05 Jul 2013 06:47 AM   
Post Encounter power rail short
started by Thodoros  on 24 May 2013 05:38 AM   
3 921 By Thodoros
05 Jul 2013 05:52 AM   
Post P&R Optimization
started by Aram Shahinyan  on 03 Jul 2013 07:33 AM   
2 500 By Aram Shahinyan
04 Jul 2013 02:14 AM   
Post Encounter 11, Saving design using OA
started by weebey  on 01 Jul 2013 04:31 PM   
0 380 By weebey
01 Jul 2013 04:31 PM   
Post number of pwell/nwell layers in LSW of cadence virtuoso4.4
started by Rendezvous  on 22 Jun 2013 01:29 PM   
0 381 By Rendezvous
22 Jun 2013 01:29 PM   

Page 11 of 86     First ... 789101112131415 ... Last

There are 623 guest(s) and 1 member(s) online:
KARPCB

Most Active Users
1. KARPCB (64)   

Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.