Home > Community > Forums > Digital Implementation

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Digital Implementation Forum

Page 1 of 83     12345 ... Last
  Topics   Replies     Views     Last Post  
Post REG CADENCE Encounter 90nm/65nm library Files
started by Music  on 26 Feb 2010 11:31 PM   
4 1316 By shravan PD eng
Yesterday at 04:23 PM   
Post SoC Encounter - Hierarchical design help
started by weebey  on 14 Apr 2014 05:15 PM   
1 50 By gundiCOS
22 Apr 2014 10:48 AM   
Post leafpingroups leafcellgroups?
started by gundiCOS  on 22 Apr 2014 09:55 AM   
0 16 By gundiCOS
22 Apr 2014 09:55 AM   
Post clock uncertainty
started by iullah  on 04 Apr 2014 08:51 PM   
2 395 By iullah
08 Apr 2014 01:54 AM   
Post Setting Timing Derate
started by tshovon123  on 01 Apr 2014 08:45 PM   
4 226 By tshovon123
08 Apr 2014 01:51 AM   
Post via size
started by iullah  on 02 Apr 2014 01:16 AM   
0 182 By iullah
02 Apr 2014 01:16 AM   
Post Connecting Global power to Pins of instances
started by Kabal  on 28 Feb 2014 07:13 AM   
2 1212 By tshovon123
02 Apr 2014 12:02 AM   
Post Active analysis view
started by iullah  on 01 Apr 2014 08:21 PM   
3 215 By kazad
01 Apr 2014 09:43 PM   
Post Netlist help for switch block
started by rajrevanth61  on 01 Apr 2014 09:30 AM   
2 233 By rajrevanth61
01 Apr 2014 09:41 PM   
Post Macro Power Routing
started by tshovon123  on 01 Apr 2014 09:32 PM   
0 189 By tshovon123
01 Apr 2014 09:32 PM   
Post Dynamic Power Analysis
started by Meghz  on 31 Mar 2014 03:47 AM   
0 610 By Meghz
31 Mar 2014 03:47 AM   
Post Using RTL compiler PLE with DEF flow
started by tompy  on 27 Mar 2014 07:17 PM   
2 660 By grasshopper
28 Mar 2014 06:13 AM   
Post Can someone help me figure out where does power analysis of Cadence Encounter RTL Compiler comes from
started by Haoxiang  on 06 Mar 2014 01:06 PM   
7 1497 By ajay01
20 Mar 2014 10:51 PM   
Post Regarding Domain crossing Net optmisation
started by victory2vicky  on 20 Mar 2014 12:22 AM   
0 152 By victory2vicky
20 Mar 2014 12:22 AM   
Post ostrich comparision issue
started by saikrishna  on 19 Mar 2014 02:03 AM   
1 284 By MJ Cad
19 Mar 2014 02:16 AM   
Post Tool is hanging while capacitance extraction in QRC 13.10.302 version
started by Sanath Yadav  on 13 Mar 2014 05:39 AM   
0 550 By Sanath Yadav
13 Mar 2014 05:39 AM   
Post how to add a global net
started by anil chatrathi  on 05 Jul 2012 07:40 AM   
4 2170 By wally1
10 Mar 2014 07:13 AM   
Post [Q] Edit Rules for SoC Encounter Stream-out Layer Map
started by M Refaat  on 07 Mar 2014 04:54 PM   
0 810 By M Refaat
07 Mar 2014 04:54 PM   
Post Via array is missing when importing DEF into Virtuoso
started by Ted345  on 07 Mar 2014 01:31 PM   
0 827 By Ted345
07 Mar 2014 01:31 PM   
Post postRoute in EDI13.2
started by BackerShu  on 01 Mar 2014 11:21 AM   
12 1219 By ajay01
05 Mar 2014 09:59 PM   

Page 1 of 83     12345 ... Last

There are 10 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.