System Realization Webinars Start Sept 8th
By Steven Brown
on August 24, 2010
Starting September 8th Cadence will be hosting a series of webinars about various topics in the area of System Realization. Several of these webinars will be led by members of the System Realization Alliance, sharing their particular views and contributions...
Read More »
Comments (0)
Filed under: ESL, TLM, Calypto, System Realization, Imperas, CircuitSutra, webinars, XtremeEDA
|
 |
Inside The Virtual File System
By Jason Andrews
on August 19, 2010
As part of my ongoing effort to report and explain interesting topics related to Virtual Platforms, I have published a new article on the ARM DS-5 Virtual File System over at blogs.arm.com . Please head over and take a look to find out more about how...
Read More »
Comments (0)
Filed under: ARM, software, Virtual Platforms, system, virtual file system, DS-5
|
|
|
TLM-driven Design And Verification Methodology Book Author Interviews
By Steven Brown
on August 6, 2010
The recently published TLM-driven Design and Verification Methodology book has been an immediate hit, receiving critical acclaim. The authors each labored and reveled in the creation process. To give you a little insight into each author's perspective...
Read More »
Comments (0)
Filed under: ESL, TLM, methodology, book, Mosenson, Balarin, McNamara, Bailey, Stellfox, Watanabe
|
|
|
Silicon Hive CTO: How Transaction-Based Acceleration Speeds IP Verification And Prevents TV "Crashes"
By Ran Avinun
on August 2, 2010
Jeroen Leijten is Chief Technology Officer for Silicon Hive , a Dutch company that has quickly become one of the world's leading intellectual property (IP) providers of imaging and video processing solutions for rapidly changing market segments such...
Read More »
Comments (0)
Filed under: Acceleration, Emulation, verification, Palladium, SoC, Silicon Hive, video, IP, Leitjen, TBA, graphics, transaction-based
|
|
|
System Realization Alliance -- An Industry Collaboration
By Steven Brown
on July 21, 2010
System Realization is a very broad topic. It encompasses all aspects of system design, from chips to chassis. In particular, innovations in software are driving changes in the value chain, as highlighted in the EDA360 industry vision document . In order...
Read More »
Comments (0)
Filed under: verification, ESL, TLM, hls, EDA360, System Realization
|
|
|
Software Development Tool Teardown For The Motorola Droid
By Jason Andrews
on July 19, 2010
Lately, device teardowns of consumer electronics have become popular. There are many articles and videos showing what's inside a particular device. EE Times even had an article asking if they were useful and who actually benefits from them (but after...
Read More »
Comments (0)
Filed under: android, Monkey, JTAG, ADB, DDMS, QXDM, GDB, VNC, Systemm Verification, QPST, ETM
|
|
|
Changing the Status Quo in SoC to System Hand-off
By Jason Andrews
on July 13, 2010
As part of EDA360 Cadence is learning how to play a more significant role in the SoC-to-System handoff. To date, Cadence has served the SoC market by enabling companies to design and verify faster, bigger, and better SoC devices that get used by their...
Read More »
Comments (0)
Filed under: virtual platforms, Droid, Device Drivers
|
|
|
What's The Best Way To Reduce SoC Development Costs?
By Jason Andrews
on June 16, 2010
Before I got started with my DAC 2010 customer meetings on Monday morning, I stopped by the DAC Pavilion to hear what Gary Smith had to say in his " Trends and What's Hot at DAC " session. I was very pleased to hear Gary say that Virtual...
Read More »
Comments (0)
Filed under: SystemC, virtual platforms, DAC 2010, TLM2, virtual prototypes
|
|
|
Cadence Contributes ESL Methodology To TSMC Reference Flow 11
By Steven Brown
on June 11, 2010
The EDA360 industry vision document shows how growing complexity and application-driven development are requiring orders-of-magnitude improvements in design productivity. With its new Reference Flow 11 , TSMC has taken an important step towards a standard...
Read More »
Comments (1)
Filed under: verification, ESL, ECO, system, TSMC, OIP, C to Silicon
|
|
|
Accelerating Metric-Driven Verification With “Hotswap” on Verification Computing Platform
By Raj Mathur
on June 9, 2010
For a while now, Cadence has been providing leading verification solutions and methodologies such as metric driven verification (MDV). MDV guides verification projects from initial planning to verification closure. Engineers need automated verification...
Read More »
Comments (0)
Filed under: Acceleration, Emulation, Palladium, DAC, metric-driven verification, emulator, metric, hotswap, MDV, hot swap
|
Community GuidelinesThe Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines. |