Home > Community > Blogs > IC Packaging and SiP
 
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the IC Packaging and SiP blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

IC Packaging and SiP Blog

Help Shape Future Releases of APD and SiP – Provide Your Feedback on Early Adopter Features!

With every new release of the Cadence IC Package design software, many new features requested by designers are added. In other cases, interesting concepts that R&D engineers think up also make it into this list, so that real designers can try them...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , , ,
Turn GDSII Data into Intelligent Die Components with 16.6 Cadence APD/SiP Tools

As we all know, there are many file formats in which an IC package designer will receive a die from the IC designer. Ideally, it will be in a format such as die text or a co-design die abstract, as these files contain both logical and physical information...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , ,
Corral Your Selections with New Lasso and Path Modes in 16.6 APD and SiP

The level of ease and efficiency you experience in selecting the items needed for modifying in your substrate can mean the difference between a great design experience and an exercise in frustration and futility. With the 16.6 release, Cadence IC Packaging...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , ,
Reduce Flip-Chip Design Time with Cadence Advanced Package Router (APR) for 16.6 APD and SiP Layout

Perhaps the most time-consuming aspect to designing the package substrate for a large, high pin count flip-chip comes in the form of package routing. Escaping from underneath the flip-chip die itself, routing through multiple substrate layers, and finally...  Read More »
Comments (0)
Filed under: , , , , , , , , , , ,
Remove Die Stack Layers from NC Drill Outputs using Cadence 16.6 SiP and APD IC Packaging Tools

As we continue with our series on improvements to the manufacturing and documentation outputs in the Cadence 16.6 IC Packaging layout tools, our focus this week is on NC Drill outputs. For as long as NC Drill data has been a part of the IC Packaging tools...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , ,
Ease Your IC Packaging Documentation and Manufacturing Exports for Stacked Dies in 16.6 SiP

Following our last posting concerning intelligent documentation text, this week we look at the a new ability in 16.6 for managing the die outlines in a manner which allows simplified generation of documentation and manufacturing outputs. In a complex...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , , , , , , , , ,
Make Your IC Packaging Documentation Labels Smarter with 16.6 SiP and APD

Documentation is key when completing any IC package substrate design. Without it, any number of problems can arise - from incorrect bond mapping between die pads and bond fingers to die being stacked in the wrong order. Ensuring that your documentation...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , ,
Be Among the First IC Packagers to Experience the New GDS-II Stream Interface in 16.6

For most IC package designers, the GDSII format is a part of daily life. You may receive stream data from your IC designers or partners which you must convert into die components for placement on a package substrate, or perhaps you export stream data...  Read More »
Comments (2)
Filed under: , , , , , , , , , , , , , , , , ,
Leverage System Planning to Maximize Performance of Silicon Interposer

Recently, an article was published in Chip Scale Review by Cadence product manager Kevin Rinebold talking about maximizing the value of silicon interposer technology using system planning (see page 30). Today’s semiconductor technologies help meet...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , ,
Minimize Your Mouse Clicks in IC Packaging with New Customizable Wire Bond Application Mode in 16.6

Whether it is reducing mouse clicks, minimizing access to menus, eliminating the need to modify the find filter, or providing direct access to change options panel settings without leaving the canvas, anything that can be done to improve the efficiency...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , ,
View older posts »
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.