will be under maintenance from Friday, Oct. 3rd at 6pm (PST) thru Sunday, Oct 5th at 11pm (PST). login, registration, community posting and commenting functionalities will be disabled.
Home > Community > Blogs > PCB Design
Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more convenient.

Register | Membership benefits
Get email delivery of the PCB Design blog (individual posts).


* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

PCB Design Blog

What's Good About Allegro PCB Editor Move Lines/Text to Different Classes? Check Out 16.6!

Beginning with the 16.6 Allegro PCB Editor release, lines and text can now be moved outside their present Class-Subclass structure. In previous releases, workarounds using the clipboard were necessary to accomplish this task. Hover over the line, text...  Read More »
Comments (2)
Filed under: , , , , , ,
What's Good About Capture’s Design Rule Checks? 16.6 Has Several New Enhancements!

The Allegro Design Entry CIS (OrCAD Capture) 16.6 release provides extensions to the Design Rule Checks (DRC) system. The Custom DRC provides the ability to extend the Capture DRC system to user-defined rules. Open an Allegro Design Entry CIS design database...  Read More »
Comments (0)
Filed under: , , , , , , ,
Customer Support Recommended – Using Test Points in Allegro Design Entry CIS and Allegro PCB Editor Flow

A test point is a location within an electronic circuit that is used to either monitor the state of the circuitry or to inject test signals. Test points have two primary uses: During manufacturing they are used to verify that a newly assembled device...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , ,
Create Ideal Solder Mask Openings Around Bond Fingers with Cadence 16.6 IC Packaging Tools

Normal 0 false false false EN-US X-NONE X-NONE Exposing metal through solder mask openings is as necessary as it can be frustrating. For regular arrays and grids of pins of a flip chip, embedding the openings directly in the padstack definition for the...  Read More »
Comments (0)
Filed under: , , , , , , , ,
What's Good About Allegro Design Workbench Team Collaboration? Find Out in the 16.6 Release

The Allegro Design Workbench Team Design Option (TDO) offers two (2) specific integrator roles for team design and collaboration: Logical design integrator Responsible for front-end design Physical design integrator Responsible for back-end design A logical...  Read More »
Comments (0)
Filed under: , , , , , , , , , , ,
DDR4 Power-Aware Signal Integrity Adopting Serial Link Simulation Techniques

The signal integrity (SI) prophets had predicted this time would come, and it turns out they were right. The techniques that SI engineers have been using for the past decade to analyze multi-gigabit serial link interfaces are now starting to be applied...  Read More »
Comments (0)
Filed under: , , , , ,
What's Good About Allegro DEHDL Net Renaming? The Secret's in the 16.6 Release!

Just a brief post this week to mention a new capability for Allegro Design Entry HDL (DEHDL) that was made available in the 16.6-QIR4 release. You can now employ net renaming without loss of data: All instances of the net will be renamed to a new name...  Read More »
Comments (0)
Filed under: , , , , , ,
What's Good About Allegro PCB Editor Multiple Constraint Region Assignments? 16.6 Has It!

Just a short post today. In the 16.6 Allegro PCB Editor release, multiple region shapes can now be assigned to a single region constraint object. Using the General Edit Application mode, pre-select multiple region shapes, then use the context-sensitive...  Read More »
Comments (0)
Filed under: , , , , ,
What's Good About Allegro PCB Editor Dual-Side Contact Components? It’s in the 16.6 Release!

The use of dual-sided contact components when placed on internal layers of the PCB allows connections to be made from either side of the device. One of the benefits of using this emerging technology is the reduction of core vias that may have been used...  Read More »
Comments (0)
Filed under: , , , , , , , , , , , , , , , ,
What's Good About Allegro PCB Editor Design Partitioning? 16.6 Has Several New Enhancements!

The 16.6 release of Allegro PCB Editor has several new enhancements for team design work (design partitioning) that help reduce the number of .DPF (design partition file) import/export iterations the PCB Design team experiences in the physical team design...  Read More »
Comments (0)
Filed under: , , , , , ,
View older posts »
Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.