Cadence Video Demonstrates PCIe Gen3 IP Silicon Performance
By Ashwin Matta
on August 6, 2012
It is not often that an IP provider gets to showcase their IP performance in a real product demo. Those laurels usually end up going to the end product that uses the IP. But a recent Cadence video features our PCI Express (PCIe) Gen 3 core running flawlessly...
Read More »
Comments (0)
Filed under: controller IP, Design IP, Gen3, IP, Matta, PCI Express, PCI Express 3.0, PCI Express Gen3, PCIe, PCIe Gen3, SAS RAID, storage, video
|
 |
Martin Lund on the Future of IP (Video Interview)
By Neil Hand
on June 13, 2012
As SoC complexity continues to rise, more IP is being utilized, and the quality and completness expected from IP is increasing rapidly. The IP industry needs to change to meet these new expectations, or risk becomming part of the problem they are actually...
Read More »
Comments (0)
Filed under: EE Times, future of IP, IP, IP integration, Live Stream, Lund, Martin Lund, video
|
 |
Video, Part 2: Cadence Demonstrates PCIe Gen3 Advanced Features
By Stella Murphy
on August 3, 2011
Welcome back for Part 2 of a two-part PCI-SIG video demo featuring Cadence’s PCI Express Gen3 Controller IP advanced capabilities, with a discussion on Single Root I/O Virtualization (SR-IOV). Part 1 was covered in a recent blog post . What is SR...
Read More »
Comments (0)
Filed under: controller IP, Design IP, Gen3, IP, PCI Express, PCI Express 3.0, PCIe, PCIe Gen3, SR-IOV, video
|
 |
Video: Cadence Demonstrates PCIe Gen3 Silicon at PCI-SIG Dev-Con (SAS RAID Controller)
By Stella Murphy
on July 28, 2011
This video is part one of a two-part series demonstrating the Cadence PCI Express Gen3 IP silicon on the customer's PC board while it's being tested with a LeCroy Protocol Analyzer and Exerciser. In part one, Ashwin Matta, Cadence engineering...
Read More »
Comments (0)
Filed under: Design IP, Gen3, IP, PCI, PCI Express, PCI Express Gen3, PCIe, PCI-SIG, PIPE, SAS RAID, video
|
 |
Cadence Demonstrates PCI Express 3.0 Controller IP in Customer Silicon
By Stella Murphy
on June 30, 2011
At the June 2011 PCI-SIG Developer's Conference, Cadence demonstrated Cadence Design IP for PCI Express 3.0 controller IP implemented as a high-performance, dual-mode, 128-bit data-path, x8 PCI Express 3.0 controller configuration in a customer's...
Read More »
Comments (0)
Filed under: controller IP, Design IP, Gen3, PCI, PCI Express 3.0, PCI-SIG, PIPE
|
 |
Can DRAM Contents Survive a Reboot? Surprisingly, In Most Cases The Answer is, “Yes”
By Marc Greenberg
on April 20, 2011
A Cadence DRAM Memory Controller IP customer asks, "I have a DRAM subsystem with ECC and my system has the capability to use write data masks and partial-word writes. DDR3 has a reset pin, why can't I just reset it? Why do I need to initialize...
Read More »
Comments (0)
Filed under: controller IP, DDR, Denali, DRAM, encryption, IP, memory, memory IP, MMAV, Princeton, reboot, security, SoC, VIP
|
 |
New Memory Technologies, New Possibilities
By Neil Hand
on April 11, 2011
As a complete gadget geek, it’s always exciting to play with the latest technological toys. But if you stop to consider how each new wave of applications powered by these devices impacts the underlying SoC designs, you quickly realize that the memory...
Read More »
Comments (0)
Filed under: controller IP, DDR, DDR4, Denali, Design IP, IP, memory, SoC, SoC Realization, storage, wide I/O, Wide-IO
|
 |
The 3D SSD
By Steve Leibson
on November 29, 2010
You need three things from a solid-state disk (SSD): speed, capacity, and reliability. You need three things from a portable SSD: speed, capacity, reliability, and diminutive size. And you can’t get much smaller than packing an SSD into the form factor...
Read More »
Comments (0)
|
 |
STT-MRAM -- from Seagate???
By Steve Leibson
on November 5, 2010
On June 12, 1989, I flew to Minnesota from Denver, Colorado, picked up a rental car, and drove from Minneapolis to Bloomington to attend a special disk drive conference being held by the leading vendor of cutting-edge 5.25-inch hard disk drives--Imprimis...
Read More »
Comments (0)
|
 |
Apple boots HDD--completely out of the new MacBook Air notebooks. SSD is the only option
By Steve Leibson
on October 21, 2010
Claiming that the move unifies Apple’s product line, Steve Jobs yesterday announced two new lightweight MacBook Air notebook computers. Significantly, neither HDD nor optical disk storage is an internal option for these two new laptops. SSD is the only...
Read More »
Comments (0)
|
Community GuidelinesThe Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines. |