Built-in Message Logging – Part 2 of 2
By Team Specman
on March 17, 2010
[Team Specman welcomes back guest blogger, Michael Avery from our Services Group in the UK] Building on the Part 1 introduction to Specman’s messaging built-in infrastructure , allow me to share some tips on how to programmatically control and scale...
Read More »
Comments (0)
Filed under: Functional Verification, e, Specman, Aspect Oriented Programming, AOP, debug, Funcional Verification
|
 |
UVM = OVM 2.1: Even Better!
By Tom Anderson
on March 16, 2010
Since I'm not a member of the Accellera VIP TSC, I did not attend the 2.5-day face-to-face meeting held last week in Massachusetts. But with the steady stream of tweets coming from several of those who did attend, I almost felt as if I were there...
Read More »
Comments (3)
Filed under: Functional Verification, OVM, uvm, Accellera VIP TSC
|
|
|
Built-in Message Logging – Part 1 of 2
By Team Specman
on March 11, 2010
[Team Specman welcomes guest blogger Michael Avery, from our Services Group in the UK] Messaging is important for two main reasons: It is essential for debugging It can greatly impact simulation performance This is why Specman has a messaging infrastructure...
Read More »
Comments (2)
Filed under: Functional Verification, e, Specman, AOP, IES-XL, tech tips
|
|
|
VIP Portfolio Extension: New AMBA 4 Protocol Support
By Team Specman
on March 8, 2010
ARM-loving Specmaniacs's rejoice: we are now at liberty to announce that we are providing Verification IP (VIP) support for the new AMBA 4 protocol simultaneously with ARM’s introduction of said protocol. Here is the official announcement, which...
Read More »
Comments (0)
Filed under: Functional Verification, OVM, metric driven verification (MDV), ARM, VIP, Cadence VIP portfolio, vPlan, AMBA, CMS, Compliance Management System
|
|
|
Have You Considered e Lately?
By Tom Anderson
on March 5, 2010
Richard Goering's recent interview with Mitch Weaver on the future of Specman and e put me in a reflective mood about my own evolving opinions. My hands-on experience with Specman is minimal; back in my 0-In applications days I co-developed a joint...
Read More »
Comments (5)
Filed under: Testbench simulation, SystemVerilog, e, Specman, verification
|
|
|
Why OOP Falls Short For Verification
By Team Specman
on March 3, 2010
Last week at DVCon , frequent Team Specman guest blogger Matan Vax of R&D gave a paper on "Where OOP Falls Short of Verification Needs". In the following video, Matan elaborates on his paper, where it becomes clear that OOP languages like...
Read More »
Comments (0)
Filed under: Functional Verification, e, OOP, Aspect Oriented Programming, AOP, Object Oriented Programming, DVcon
|
|
|
DVCon 2010 - Day 3
By Joseph Hupcey III
on March 2, 2010
Click here or on the image below to go to the annotated photo blog of DVCon 2010 Day 3. The images and notes include highlights from: A paper on "Where OOP Falls Short of Verification Needs" (And there is also a video interview of Matan elaborating...
Read More »
Comments (0)
Filed under: Functional Verification, OVM, OVM e, OOP, Object Oriented Programming, OVM SV, DVcon, OVM SC, AMIQ
|
|
|
DVCon 2010 Rocked!
By Tom Anderson
on February 26, 2010
I've spent much of this week at the San Jose Doubletree Hotel for DVCon 2010 , and I have to say that it was a really good show. This is arguably the most important conference of the year for verification. DAC is lots bigger of course, but DVCon is...
Read More »
Comments (0)
Filed under: Functional Verification, DAC, OVM, DVcon, uvm, methodology
|
|
|
DVCon 2010 - Day 2
By Joseph Hupcey III
on February 26, 2010
Click here or on the image below to go to the annotated photo blog of DVCon Day 2. Photos & notes include highlights from: Brett Lammers' paper on "Apples to Apples HVL Comparison Finally Arrives" Lunch panel on "OVM found the bugs...
Read More »
Comments (0)
Filed under: Functional Verification, OVM, CDV, e, OVM e, OOP, AOP, OVM SV, DVcon, Mike Stellfox
|
|
|
DVCon 2010 - Day 1
By Joseph Hupcey III
on February 24, 2010
Click here or on the image below to go to the photo blog of DVCon Day 1. While I've added descriptive captions to the images, allow me to address the FAQ: "How was the traffic on show floor?". My unscientific observation was that the floor...
Read More »
Comments (0)
Filed under: Functional Verification, OVM, OVM e, OVM SV, DVcon, OVM SC, AMIQ, accellera, uvm
|
Community GuidelinesThe Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines. |