|
CDNLive Techtorials: Everything you wanted to know about Virtuoso
By Steven Lewis
on September 5, 2008
Hey folks, if you are coming to the CDNLive conference, we have a lot of great "techtorials" happening on Monday, September 8 . This will be a great opportunity to meet with our technical experts on different tools/solutions. The classes are...
Read More »
Comments (0)
Filed under: custom design technology, RF Design, CDNLive Techtorials
|
 |
|
See you at CDNLive San Jose next week
By Joseph Hupcey III
on September 4, 2008
FYI, Mike Stellfox and I will be at CDNLive San Jose next week. In addition to reporting on some the papers in the verification tracks, I will have my SLR kit with me to experiment with photo blogging. (Thus, if you are coming to the show prepare yourself...
Read More »
Comments (0)
Filed under: Functional Verification, OVM, ISX (Incisive Software Extensions), IES
|
|
|
|
Chip Level Verification with Processors
By Jason Andrews
on September 4, 2008
Today, I will discuss some alternatives for chip-level verification with designs that have microprocessors in them. Since I started at Axis Systems back in 2001, the number of designs with processors has steadily gone from a few, to some, to most, to...
Read More »
Comments (0)
Filed under: Functional Verification, FPGA: DMA, ARM, ISX, verification strategy
|
|
|
|
Effectively communicating Low-Power and Power-Efficient Design knowledge
By Neil Hand
on September 3, 2008
For those of you interested in the Power space I recently had an article published on the Power Management DesignLine Europe website that talks about the challenges of capturing and communicating expertise and best practices throughout an organization...
Read More »
Comments (0)
Filed under: Digital Implementation, Low-Power , Logic Design, Power-Efficient Design
|
|
|
|
Tip of the Week: When should I use the pss/qpss Harmonic Balance vs. Shooting Newton Engine?
By Tawna Wilsey
on September 3, 2008
Shooting Newton (shooting) and harmonic balance (HB) are complementary technologies and used for circuits that exhibit different behaviors. The shooting Newton algorithm uses an adaptive time step control, which is particularly effective for sharp transitions...
Read More »
Comments (0)
Filed under: RF design, Circuit design, Virtuoso Spectre, Virtuoso Spectre Simulator GXL, Spectre, Spectre RF, Virtuoso Spectre Simulator XL
|
|
|
|
Demo: Interactive Floorplanning in SoC-Encounter
By Robert Dwyer
on September 2, 2008
In this demonstration, we'll show how to perform the following actions: Resize a hierarchical instance while maintaining its area Create a rectilinear cut in a hierarchical instance Convert all guides to fences Question of the Day: Did you learn anything...
Read More »
Comments (1)
Filed under: Floorplanning and Prototyping, screencast, SoC-Encounter, Rectilinear Cut
|
|
|
|
What's good about memristors? Who is planning on using them?
By Gerald "Jerry" Grzenia
on August 28, 2008
I recently read an interesting article in the August 18, 2008 Electronic Engineering Times magazine titled - " Will memristors prove irresistible?" My brother-in-law who used to work for HP years ago, called me excitedly one evening telling...
Read More »
Comments (0)
Filed under: PCB design, Electronic Engineering Times, memristors
|
|
|
|
|
The Road to Better Software Verification
By Jason Andrews
on August 28, 2008
It seems the debate over the benefits of better software verification is still alive and well. I just read a blog post by Frank Schirrmeister on Software Developer Attitude and the topic of hardware vs. software methodology. Part of the post brings up...
Read More »
Comments (0)
Filed under: System Design and Verification, Frank Schirrmeister, Intel, Specman
|
|
|
|
Logic Design at CDNLive! Silicon Valley -- see you Sept. 8!
By Jack Erickson
on August 27, 2008
We've been working hard to put together another CDNLive! event, coming up September 8-11 in San Jose. There is a whole track dedicated to Logic Design. Some of the events I'll be working at are: Sept 8. at 8am: Techtorial " Achieve Project...
Read More »
Comments (0)
Filed under: Logic synthesis, Low power , Logic Design, Physical timing closure, CDNLive
|
|
|
|
|
Demo: How To Make Multiple Edits with "Apply All" in SoC-Encounter
By Robert Dwyer
on August 27, 2008
Today, I'm starting what I hope will be a series of screencasts where I demonstrate some things in SoC-Encounter that I think are better shown through a live demo than through written documentation. We'll start off with a simple but somewhat hidden...
Read More »
Comments (4)
Filed under: Digital Implementation, screencast, Attribute Editor, Apply All, SoC-Encounter
|
Community GuidelinesThe Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines. |