Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Community

Visit the User forums »
There are 888 guest(s) and 2 member(s) online:
jagadishdn

 
What's Good About Allegro Design Workbench Team Collaboration? Find Out in the 16.6 Release
By Gerald "Jerry" Grzenia on August 27, 2014
The Allegro Design Workbench Team Design Option (TDO) offers two (2) specific integrator roles for team design and collaboration: Logical design integrator Responsible for front-end design Physical design integrator Responsible for back-end design A logical... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , ,
 

 
Whiteboard Wednesdays - USB Controller Connectivity
By Corrie Callenbach on August 26, 2014
In this week's Whiteboard Wednesdays, Jacek Duda continues his discussion about USB controllers. This time, the conversation focuses on High-Speed Interchip Connectivity (HSIC) and Super Speed Interchip Connectivity (SSIC) and how they improve connectivity... Read more »
Comments (0)
 
Filed under: , , , ,
 

 
IBM Lithography Expert: Making 10nm IC Design Possible
By Richard Goering on August 24, 2014
Development work is underway on the 10nm process node - but can we get there with conventional lithography? In a recorded presentation available at the Cadence web site, Lars Liebmann, distinguished engineer at IBM, says yes - but he notes that it will... Read more »
Comments (0)
 
Filed under: , , , ,
 

 
Flash Memory Summit: Marveling at IBM’s Staying Power
By Brian Fuller on August 22, 2014
SANTA CLARA, Calif.—Sometimes in this mile-a-minute business of ours, you have to sit back and reflect. Today, I'm thinking about 103-year-old IBM. Most technology companies have a relatively short half-life, and few companies in general last... Read more »
Comments (0)
 
Filed under: , , , , , , ,
 

 
Whiteboard Wednesdays - Verification Made Easy with Memory Models
By Corrie Callenbach on August 19, 2014
In this week's Whiteboard Wednesdays, Tom Hackett explains memory models and their role in verifying memory interfaces in today's SoCs. He'll explain the differences betweeen memory models and simulation VIP, and talk about how they can help... Read more »
Comments (0)
 
Filed under: , , , ,
 

 
New Technical Resources for Encounter Test Users on http://support.cadence.com
By Mukesh on August 19, 2014
Hello Encounter Test Users, In this blog, I would like to introduce a few knowledge artifacts that will provide an easy way for you to learn about and stay productive with this product, technology, and methodology. In addition, this will also help to... Read more »
Comments (0)
 
Filed under: , , , , ,
 

 
View all blog posts »


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.