Login with a Cadence account.
Not a member yet?
Create a permanent login account to make interactions with Cadence more conveniennt.

Register | Membership benefits
Get email delivery of the Cadence blog (individual posts).
 

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Community

 
Panelists: Bridging the Gap Between Analog and Digital Design
By Richard Goering on February 01, 2012
Analog and digital designers have lived in separate worlds for a long, long time. They use different methodologies and tools, and while digital design is heavily automated, analog design is not. But mixed-signal integration will force this gap to narrow... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , , , , , , , , , , , , ,
 

 
What's Good About PCB SI Signal Integrity Application Mode? It’s in the 16.5 Release!
By Gerald "Jerry" Grzenia on January 31, 2012
In release 16.0, the concept of Application Modes was introduced. These application modes are used to set up the tool for specific tasks. The existing applications are General Edit, Etch Edit, and Placement. In 16.5, the Signal Integrity (SI) application... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , ,
 

 
Whitepaper: Verification Performance is More Than Raw Simulation Speed
By Richard Goering on January 31, 2012
RTL and gate-level simulation have been the workhorses of the IC verification environment for 25 years, and they're orders of magnitude faster than they used to be. But as chip complexity skyrockets and process nodes shrink, a continuous cry arises... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , , , , , , ,
 

 
System-Level Design and the Waves of EDA
By Frank Schirrmeister on January 30, 2012
Before January comes to an end it is time for my annual flashback and brief reflection on where we are in system-level design, and a look at how the state of today compares to the predictions we made 10 years ago. 2011 was an interesting year for system... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , , ,
 

 
Incisive Performance Scales to Meet Advanced Node SoC Verification Requirements
By Adam Sherer on January 30, 2012
Its’ all about RTL simulation. I mean gates. I mean turn-around-time. Project-level productivity. Mixed-signal. Low-power. UVM. And. And. And. … And the reality is that advanced node SoCs are so complex that it is truly about all of these... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , , , , , , , , ,
 

 
Interested in Low Power, Mixed Signal, SystemC Verification? Here’s What to See at DVCon
By Richard Goering on January 30, 2012
DVCon, the premier conference for IC and systems verification, will be held Feb. 27- March 2 at the Doubletree Hotel in San Jose, California. This year's conference makes it clear that functional verification isn't just about digital RTL anymore... Read more »
Comments (0)
 
Filed under: , , , , , , , , , , , , , , , , , ,
 

 
View all blog posts »
Visit the community forums »

There are 28 guest(s) and 0 member(s) online:


Most Active Users


Community Guidelines
The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.