Home > Cadence 中国 > 解决方案 > 低功耗设计解决方案

Share

  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

低功耗设计解决方案 

Freescale Semiconductor
Anis Jarrar
Freescale Semiconductor
Anis Jarrar, Principal Design Engineer, at Freescale Semiconductor describes how they utilized the Cadence Low-Power Solution to design and implement the complex Kinetis SoC.

Freescale Semiconductor
Design Challenges
Mixed-signal design with new flash technology and new ARM Cortex-M4 core
10 different power modes ranging from high-performance through very low leakage standby mode
Advanced techniques like innovative back-biasing scheme and multi-length gate libraries
Cadence Solution
Full low-power flow including power-aware simulation, synthesis and scan insertion, physical design and formal verification
 Read Full story»

BIOTRONIK
David Genzer
BIOTRONIK
David Genzer, Director of IC Development at BIOTRONIK describes how they leveraged the Cadence digital implementation and signoff flow and CPF-enabled low-power solution to help deliver the most advanced and sophisticated pacemaker product on the market.

Global Unichip Corporation (GUC)
Alex Kuo
Global Unichip Corporation (GUC)
Alex Kou, Senior Design Manager at Global Unichip Corporation, highlights how the CPF enabled Cadence Low Power Solution helps them achieve 100+ low power design tape-outs and address their low power design challenges in future technology nodes.

NVIDIA
Narendra Konda
NVIDIA

Narendra Konda, Director of Hardware Engineering at NVIDIA, outlines how the Cadence System Development Suite helps his design team successfully integrate complex hardware and software, develop app-ready systems more quickly, and ultimately improve the overall quality and competitiveness of their products.

 Content Query Web Part ‭[2]‬

 Content Query Web Part ‭[1]‬