登录
|
注册
|
资源库
|
全球网站
亚太
|
美国总部
|
欧洲
|
印度
|
以色列
|
日本
|
韩国
|
台湾
|
全球范围办公室查找
解决方案
公司产品
技术服务
培训与支持
产业联盟
社区(英文)
关于Cadence
解决方案
设计 IP
混合信号
低功耗设计
先进工艺节点设计
企业验证
托管设计
系统开发套件
解决方案主页
产品
系统级设计与验证
功能验证
逻辑设计
数字实现
定制设计
射频设计
PCB设计
IC封装与SiP设计
可制造性签收
更多产品
OrCAD产品
设计 IP
Cadence VIP 目录
IP 目录
所有产品目录
产品主页
能力与实践
设计方法学服务
设计服务
TSMC与Cadence DFM服务协作
教育服务
计划
SOI设计中枢
VCAD
服务主页
支持与服务
支持内容
支持流程
Cadence在线支持
软件下载
计算平台支持
大学软件计划
培训
培训内容
培训课程目录
全球培训中心
支持和培训主页
产业联盟
系统实现联盟
芯片代工厂计划
IP联盟
ChipEstimate.com - 芯片规划门户
Connections计划
验证联盟计划
渠道伙伴计划
功率促进联盟
标准和语言
PCB Service Bureaus
行业会员
产业联盟主页
用户社区
系统级设计与验证
功能验证
逻辑设计
数字实现
定制设计
射频设计
PCB设计
IC封装与SiP设计
可制造性签收
快速链接
所有博客
所有论坛
社区搜索
CDN
Live!
客户会议
社区主页
新闻与活动
新闻报道
最新活动
中国季风
客户成功案例
多媒体中心
公司信息与资源
Cadence研究实验室
社区参与
就业机会
联系我们
关于Cadence主页
Home
>
Cadence 中国
>
解决方案
> 先进工艺节点资料库
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
先进工艺节点资料库
43 resources found
Filter by type
All
Adoption Brief
Application Brief
Application Note
Article
Book
Brochure
Cadence Article
Conference Paper
Datasheet
Demo
Downloads
eBook
FAQ
Financial Report
Multimedia
Newsletter
Other
Overview
Presentation
Release Information
Success Story
Success Video
Technical Brief
Technical Paper
Webinar
White Paper
Title
Type
Rated
Encounter Timing System Datasheet
Format: .PDF (1.4MB) Date: 16 Feb 2012
Datasheet
16
Recommend!
Virtuoso Digital Implementation Datasheet
Format: .PDF Date: 07 Feb 2012
Datasheet
35
Recommend!
Encounter Digital Implementation System Datasheet
Format: .PDF Date: 07 Feb 2012
Datasheet
20
Recommend!
NanoRoute Advanced Digital Router Datasheet
Format: .PDF Date: 31 Jan 2012
Datasheet
7
Recommend!
Clock Concurrent Optimization Technical Paper
Date: 27 Jan 2012
Technical Paper
1
Recommend!
Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements Technical Paper
Format: .PDF Date: 25 Jan 2012
Technical Paper
0
Recommend!
Modeling Stress-Induced Variability Optimizes IC Timing Performance White Paper
Format: .PDF Date: 08 Dec 2011
White Paper
0
Recommend!
Virtuoso Multi-Mode Simulation Datasheet
Format: .PDF (1MB) Date: 18 Nov 2011
Datasheet
54
Recommend!
Virtuoso Analog Design Environment L Datasheet
Format: .PDF Date: 11 Oct 2011
Datasheet
21
Recommend!
Virtuoso Analog Design Environment XL Datasheet
Format: .PDF Date: 11 Oct 2011
Datasheet
8
Recommend!
Virtuoso Analog Design Environment GXL Datasheet
Format: .PDF Date: 11 Oct 2011
Datasheet
9
Recommend!
Cadence DFM services Datasheet
Format: .PDF (1.5MB) Date: 11 Oct 2011
Datasheet
9
Recommend!
Virtuoso Layout Suite L Datasheet
Format: .PDF (1.2MB) Date: 12 Mar 2011
Datasheet
3
Recommend!
Virtuoso Layout Suite XL Datasheet
Format: .PDF Date: 12 Mar 2011
Datasheet
4
Recommend!
Virtuoso Layout Suite GXL Datasheet
Format: .PDF (1.2MB) Date: 12 Mar 2011
Datasheet
1
Recommend!
Virtuoso Layout Suite Family Datasheet
Format: .PDF (1.5MB) Date: 12 Mar 2011
Datasheet
4
Recommend!
Virtuoso Schematic Editor L and XL Datasheet
Format: .PDF Date: 12 Mar 2011
Datasheet
10
Recommend!
SoC Encounter System Datasheet
Format: .PDF Date: 15 Jun 2009
Datasheet
10
Recommend!
Practical Guide to Low-Power Design - User Experience with CPF
Date: 16 May 2008
eBook
37
Recommend!
Virtuoso Custom Design Platform XL Datasheet
Format: .PDF Date: 02 Apr 2008
Datasheet
41
Recommend!
Display
20
|
50
1
|
2
|
3
All Cadence Resources
»
Processing....
Processing....
Content Query Web Part [2]
Cadence Delivers 28-Nanometer Design Capabilities to TSMC Reference Flow 10.0
Modeling Stress-Induced Variability Optimizes IC Timing Performance White Paper
Recent Blog Posts
“In Design” DFM Signoff – the Inside Story
Rapid Analog Prototyping - Handcrafted Layout Gets a Needed Productivity Boost
28 nm IC Design: The Devil Is In The Details
View all posts
»
Content Query Web Part [1]
Cadence Services
Support & Training
Software Downloads