Home > Cadence 中国 > 公司产品 > 系统设计与验证 > C-to-Silicon Compiler

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

C-to-Silicon Compiler 


Next-generation high-level synthesis for design and verification

With C-to-Silicon Compiler, engineers can take their designs from a high level of abstraction through an integrated implementation and verification flow to a final, verified SoC that meets product requirements.

C-to-Silicon Compiler Datasheet »
A Look Inside Cadence C-to-Silicon Compiler
Recently selected as one of EDN Magazine's "Hot 100 Electronic Products," Cadence® C-to-Silicon Compiler is quickly gaining momentum throughout the industry as a game-changing technology. In this video Michael McNamara, Cadence Vice President and General Manager of the C-to-Silicon Compiler group, offers an inside look at the project—from Cadence verification and implementation experts collaborating with a common vision, to unique product capabilities, to future market successes.
View the video »

At the core of Cadence system-level design solutions, Cadence® C-to-Silicon Compiler automatically generates synthesizable RTL starting from untimed C/C++/SystemC® with as little as 10% of the effort required using manual methods. C-to-Silicon Compiler has been architected from the ground up with four unique capabilities that deliver revolutionary advantages to hardware architects and RTL designers:

  • Embedded logic synthesis (ELS) enables parallel optimization of control and datapath logic, greatly enhancing the quality of results
  • Behavior-structure-timing (BST) database enables true incremental synthesis and much faster design and verification turnaround time
  • Constraint-functionality separation (CFS) enables efficient reuse across multiple applications and process technologies
  • Fast hardware models (FHMs) accelerate verification and enable early hardware/software co-development
Features/Benefits
  • Accepts widest-range of C/C++/SystemC coding styles and constructs, including templates, classes, user-defined types, and certain types of pointers
  • Embedded Encounter® RTL Compiler delivers consistently accurate timing and area information during the entire high-level synthesis process, resulting in signoff-quality RTL for all types of designs
  • BST database tracks evolution of design-data starting from C/C++/SystemC source files all the way to physical implementation, enabling direct mapping of physical design data back to RTL as well as the original C/C++/SystemC source code
  • CFS keeps functionality, communication, and design constraints all independent, enabling designers to keep their source code “golden” and retarget new applications by only changing communication/design constraints
  • Approximately-timed FHMs generated in SystemC simulate 80-90% as fast as the original untimed input model, enabling fast verification and early hardware-software co-development
  • Interactive GUI provides a complete environment for synthesis, analysis, and debug, giving users excellent control and visibility over the high-level synthesis process
 
 
HomeProducts HomeAllegro AMS SimulatorAllegro Design AuthoringAllegro Design Entry Capture / Capture CISAllegro Design PublisherAllegro Design WorkbenchAllegro FPGA System PlannerAllegro Package DesignerAllegro Package SIAllegro PCB DesignerAllegro PCB LibrarianAllegro PCB SIAllegro System ArchitectAssura Physical VerificationCadence 3D Design ViewerCadence ActiveParts PortalCadence AMS Methodology KitCadence Chip OptimizerCadence Chip Planning SystemCadence CMP PredictorCadence Incisive Verification KitCadence InCyte Chip EstimatorCadence Litho Electrical AnalyzerCadence Litho Physical AnalyzerCadence Low-Power Methodology KitCadence MaskCompose Reticle and Wafer Synthesis SuiteCadence OrCAD Capture / Capture CISCadence OrCAD FPGA System PlannerCadence OrCAD PCB DesignerCadence OrCAD Signal ExplorerCadence Palladium Dynamic Power AnalysisCadence Palladium seriesCadence Palladium XP Verification Computing PlatformCadence Physical Verification SystemCadence PSpice A/D and Advanced AnalysisCadence QRC ExtractionCadence QuickView Layout and Manufacturing Data ViewerCadence RF Design Methodology KitCadence RF SiP Methodology KitCadence SiP Co-DesignCadence SiP Digital ArchitectCadence SiP Digital LayoutCadence SiP Digital SICadence SiP LayoutCadence Space-Based RouterCadence SpeedBridge AdaptersCadence VIP CatalogC-to-Silicon CompilerDesign IPEncounter Conformal Constraint DesignerEncounter Conformal ECO DesignerEncounter Conformal Equivalence CheckerEncounter Conformal Low PowerEncounter DFT ArchitectEncounter DiagnosticsEncounter Digital Implementation SystemEncounter Library CharacterizerEncounter Power SystemEncounter RTL CompilerEncounter RTL Compiler Advanced Physical OptionEncounter Timing SystemEncounter True-Time ATPGFirst Encounter Design Exploration and PrototypingIncisive Design Team ManagerIncisive Design Team SimulatorIncisive Desktop ManagerIncisive Enterprise ManagerIncisive Enterprise SimulatorIncisive Enterprise Specman Elite TestbenchIncisive Enterprise VerifierIncisive Formal VerifierIncisive Plan-to-Closure MethodologyIncisive Software ExtensionsIncisive Xtreme seriesNanoRoute RouterOpen Verification MethodologyOrCAD Capture and Capture CISOrCAD PCB Designer OrCAD Signal ExplorerPSpice A/D and Advanced AnalysisRapid Prototyping PlatformSoC Encounter RTL-to-GDSII SystemVirtual System PlatformVirtuoso Accelerated Parallel SimulatorVirtuoso AMS DesignerVirtuoso Analog Design EnvironmentVirtuoso Chip Assembly RouterVirtuoso DFMVirtuoso Digital ImplementationVirtuoso Layout MigrateVirtuoso Layout SuiteVirtuoso Multi-Mode SimulationVirtuoso Passive Component DesignerVirtuoso Power SystemVirtuoso RF DesignerVirtuoso Schematic EditorVirtuoso SiP ArchitectVirtuoso Spectre Circuit SimulatorVirtuoso UltraSim Full-Chip SimulatorVoltageStorm Power Verification

 Content Query Web Part ‭[4]‬