Home > Cadence 中国 > 公司产品 > 系统设计与验证 > Cadence Palladium Dynamic Power Analysis

Share

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Subscribe

RSS

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Cadence Palladium Dynamic Power Analysis

System-level dynamic power analysis and power/performance tradeoffs

Palladium Dynamic Power Analysis enables SoC designers to intelligently identify, capture, and analyze power switching activity for peak and average power analysis.

Palladium Dynamic Power Analysis Datasheet »

Cadence® Palladium® Dynamic Power Analysis (DPA) uniquely enables engineers using emulation to also analyze software in a system-level environment. The solution’s ability to run various design or implementation scenarios--and determine their impact on power dissipation under a realistic application environment--is vital to striking a balance between power budget and expected performance. Additionally, the solution delivers power calculation by capturing the necessary power activities in a common DPA power database. This capability further enables the sharing of verification resources while DPA is computing the power profile offline.

Features/Benefits

Supports both RTL and gate-level power estimation
Enables high-performance system-level power estimation to identify peaks and calculate averages on long runs
Realistic in-circuit emulation environment allows users to estimate power under real operating conditions
Detailed analysis helps users identify where analysis is needed
Enables relative compare of IP at the RTL phase to identify architectural issues and offer HW/SW trade-offs
Reduces packaging cost and helps to avoid costly respins
Supports the Common Power Format (CPF)

Home Products Home Allegro AMS Simulator Allegro Design Authoring Allegro Design Entry Capture / Capture CIS Allegro Design Publisher Allegro Design Workbench Allegro FPGA System Planner Allegro Package Designer Allegro Package SI Allegro PCB Designer Allegro PCB Librarian Allegro PCB SI Allegro System Architect Assura Physical Verification Cadence 3D Design Viewer Cadence ActiveParts Portal Cadence AMS Methodology Kit Cadence Chip Optimizer Cadence Chip Planning System Cadence CMP Predictor Cadence Incisive Verification Kit Cadence InCyte Chip Estimator Cadence Litho Electrical Analyzer Cadence Litho Physical Analyzer Cadence Low-Power Methodology Kit Cadence MaskCompose Reticle and Wafer Synthesis Suite Cadence OrCAD Capture / Capture CIS Cadence OrCAD FPGA System Planner Cadence OrCAD PCB Designer Cadence OrCAD Signal Explorer Cadence Palladium Dynamic Power Analysis Cadence Palladium series Cadence Palladium XP Verification Computing Platform Cadence Physical Verification System Cadence PSpice A/D and Advanced Analysis Cadence QRC Extraction Cadence QuickView Layout and Manufacturing Data Viewer Cadence RF Design Methodology Kit Cadence RF SiP Methodology Kit Cadence SiP Co-Design Cadence SiP Digital Architect Cadence SiP Digital Layout Cadence SiP Digital SI Cadence SiP Layout Cadence Space-Based Router Cadence SpeedBridge Adapters Cadence VIP Catalog C-to-Silicon Compiler Design IP Encounter Conformal Constraint Designer Encounter Conformal ECO Designer Encounter Conformal Equivalence Checker Encounter Conformal Low Power Encounter DFT Architect Encounter Diagnostics Encounter Digital Implementation System Encounter Library Characterizer Encounter Power System Encounter RTL Compiler Encounter RTL Compiler Advanced Physical Option Encounter Timing System Encounter True-Time ATPG First Encounter Design Exploration and Prototyping Incisive Design Team Manager Incisive Design Team Simulator Incisive Desktop Manager Incisive Enterprise Manager Incisive Enterprise Simulator Incisive Enterprise Specman Elite Testbench Incisive Enterprise Verifier Incisive Formal Verifier Incisive Plan-to-Closure Methodology Incisive Software Extensions Incisive Xtreme series NanoRoute Router Open Verification Methodology OrCAD Capture and Capture CIS OrCAD PCB Designer OrCAD Signal Explorer PSpice A/D and Advanced Analysis Rapid Prototyping Platform SoC Encounter RTL-to-GDSII System Virtual System Platform Virtuoso Accelerated Parallel Simulator Virtuoso AMS Designer Virtuoso Analog Design Environment Virtuoso Chip Assembly Router Virtuoso DFM Virtuoso Digital Implementation Virtuoso Layout Migrate Virtuoso Layout Suite Virtuoso Multi-Mode Simulation Virtuoso Passive Component Designer Virtuoso Power System Virtuoso RF Designer Virtuoso Schematic Editor Virtuoso SiP Architect Virtuoso Spectre Circuit Simulator Virtuoso UltraSim Full-Chip Simulator VoltageStorm Power Verification

Content Query Web Part ‭[3]‬

Hardware/Software Verification with Incisive Software Extensions Technical Paper

Comprehensive UVM/OVM Acceleration White Paper

Book Review: TLM-Driven Design and Verification Methodology

De-Mystifying SCE-MI Transactors for Simulation Acceleration White Paper

speakTECH Feeder Viewer for Community Server

Recent Blog Posts

Visit the Community »

Content Query Web Part ‭[4]‬

Software Downloads

Cadence Services

Support & Training