will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > Cadence 中国 > 公司产品 > 射频设计新闻与活动


Press Releases
TSMC Selects Cadence Virtuoso and Encounter Platforms for its 20nm Design Infrastructure, Spanning Custom/Analog, Digital and Mixed-Signal Design
Cadence Virtuoso IC 6.1 Successfully Deployed by Matsushita for Analog and Mixed-Signal SoC Designs
Renesas Adopts Cadence Virtuoso Spectre Circuit Simulator with Turbo Technology

Heard at DAC: the Question on Everyone’s Mind
EDA360: My Modest Opinion
Toward a standard deep sub-micron analog design flow: Cadence enhances the Virtuoso Platform

CDNLive Korea 2016
07/13/2016 - Seoul
CDNLive Japan 2016
07/15/2016 - The Yokohama Bay Hotel Tokyu
CDNLive Taiwan 2016
08/16/2016 - Hsinchu

More events »