登录
|
注册
|
资源库
|
全球网站
亚太
|
美国总部
|
欧洲
|
印度
|
以色列
|
日本
|
韩国
|
台湾
|
全球范围办公室查找
解决方案
公司产品
技术服务
培训与支持
产业联盟
社区(英文)
关于Cadence
解决方案
设计 IP
混合信号
低功耗设计
先进工艺节点设计
企业验证
托管设计
系统开发套件
解决方案主页
产品
系统级设计与验证
功能验证
逻辑设计
数字实现
定制设计
射频设计
PCB设计
IC封装与SiP设计
可制造性签收
更多产品
OrCAD产品
Sigrity技术
设计 IP
Cadence VIP 目录
IP 目录
所有产品目录
产品主页
能力与实践
设计方法学服务
设计服务
TSMC与Cadence DFM服务协作
教育服务
计划
SOI设计中枢
VCAD
服务主页
支持与服务
支持内容
支持流程
Cadence在线支持
软件下载
计算平台支持
大学软件计划
培训
培训内容
培训课程目录
全球培训中心
支持和培训主页
产业联盟
系统实现联盟
芯片代工厂计划
IP联盟
ChipEstimate.com - 芯片规划门户
Connections计划
验证联盟计划
渠道伙伴计划
功率促进联盟
标准和语言
PCB Service Bureaus
行业会员
产业联盟主页
用户社区
系统级设计与验证
功能验证
逻辑设计
数字实现
定制设计
射频设计
PCB设计
IC封装与SiP设计
可制造性签收
快速链接
所有博客
所有论坛
社区搜索
CDN
Live!
客户会议
社区主页
新闻与活动
新闻报道
最新活动
中国季风
客户成功案例
多媒体中心
公司信息与资源
Cadence研究实验室
社区参与
就业机会
联系我们
关于Cadence主页
Home
>
Cadence 中国
>
公司产品
> 逻辑设计新闻与活动
Email
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Share
Twitter
Facebook
LinkedIn
Google+
Subscribe
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Company Location
*
Comments:
*
Send Yourself A Copy
逻辑设计
Press Releases
Cadence and TSMC Strengthen Collaboration on Design Infrastructure for 16nm FinFET Process Technology
ARM and Cadence Partner to Implement Industry’s First Cortex-A57 64-bit Processor on TSMC 16nm FinFET Process
Cadence Encounter RTL-to-GDSII Flow Enables Sharp to Achieve 2X Improvement in Turnaround Time
Articles
Cadence tools tape out 20-nm SoC test chip for ST
Cadence has design flow for SMIC 40nm process
DesignCon 2011 Videos: New 3D-IC Design Offering, Rahul Deokar, Cadence
Events
CDNLive Taiwan 2013
07/11/2013 - Hsinchu
CDNLive Korea 2013
07/16/2013 - Seoul
CDNLive Japan 2013
07/19/2013 - Pan Pacific Yokohama Bay Hotel
More events
»
Archived Webinars
New Approach to Logic Design: A Shift in the Paradigm from Design for Test to Design with Test
Logic Designers: Recapture Control to Achieve Predictable Closure on Your Project Goals
More archived webinars
»
Content Query Web Part [2]
Cadence Drives Giga-Gate/Gigahertz Design at 28nm with New Digital End-to End Flow
Cadence Offers Optimized Implementation Methodology for Silicon Realization of New ARM Cortex-A15 MPCore Processor
New White Paper: 3D ICs With TSVs — Design Challenges and Requirements
speakTECH Feeder Viewer for Community Server
Recent Blog Posts
Register for Cadence's Front End Design User Summit -- December 6, 2012 in San Jose
Tips for Fixing Timing Violations and Adopting Best Practices for Optimization with RTL Compiler
Boost Productivity With Synthesis, Test and Verification Flow Rapid Adoption Kits (RAKs)
Visit the Community
»
Content Query Web Part [3]
Cadence Services
Support & Training
Software Downloads
TSMC Libraries
Hosted Design Solutions