Home > Cadence 中国 > 公司产品 > 功能验证 > Cadence VIP Catalog > Cadence VIP 目录资料库

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Send Yourself A Copy

Cadence VIP 目录

45 resources found

Title

Type

Rated

Cadence Verification IP for DisplayPort Protocols Datasheet
Format: .PDF Date: 08 Apr 2013

Datasheet

0
Recommend!

Cadence Design IP – PCI Express Gen 3 Controller Datasheet
Format: .PDF Date: 26 Feb 2013

Datasheet

2
Recommend!

Cadence Design IP – NAND Flash Memory Controller Datasheet
Format: .PDF Date: 26 Feb 2013

Datasheet

1
Recommend!

Cadence Design IP: NAND Flash Controller
Format: .PDF Date: 26 Feb 2013

Technical Brief

0
Recommend!

Cadence Verification IP for the USB Protocol Datasheet
Format: .PDF Date: 21 Dec 2012

Datasheet

7
Recommend!

Cadence Incisive Enterprise Simulator and Samsung Success Story
Format: .PDF Date: 14 Nov 2012

Success Story

0
Recommend!

Cadence and Samsung Success Story
Format: .PDF Date: 12 Sep 2012

Success Story

5
Recommend!

Cadence and STMicroelectronics Success Story II
Format: .PDF Date: 27 Jul 2012

Success Story

3
Recommend!

Cadence and Newport Media Success Story
Format: .PDF Date: 11 Jul 2012

Success Story

3
Recommend!

Cadence Verification IP for MIPI LLI Datasheet
Format: .PDF Date: 26 Mar 2012

Datasheet

4
Recommend!

Cadence Verification IP for MIPI CSI-3 Datasheet
Format: .PDF Date: 26 Mar 2012

Datasheet

2
Recommend!

Cadence Design IP – DRAM Memory Controller Datasheet
Format: .PDF Date: 06 Mar 2012

Datasheet

4
Recommend!

Cadence Verification IP for Memories Datasheet
Format: .PDF Date: 28 Feb 2012

Datasheet

1
Recommend!

Cadence Verification IP for PCI Express Protocols Datasheet
Format: .PDF Date: 15 Dec 2011

Datasheet

2
Recommend!

Incisive Verification IP for the ARM AMBA Protocol Family Datasheet
Format: .PDF (1.3MB) Date: 14 Dec 2011

Datasheet

13
Recommend!

Power-Aware Verification Spans IC Design Cycle White Paper
Format: .PDF Date: 12 Dec 2011

White Paper

20
Recommend!

Cadence Design IP: DDR DLL PHY Datasheet
Format: .PDF Date: 01 Nov 2011

Datasheet

0
Recommend!

Cadence Design IP: DDR DLL PHY Datasheet for TSMC40LP, TSMC40G, and TSMC28HPM
Format: .PDF Date: 01 Nov 2011

Datasheet

0
Recommend!

Cadence Design IP: DDR DRAM Controller Datasheet
Format: .PDF Date: 31 Oct 2011

Datasheet

1
Recommend!

Cadence VIP Catalog Datasheet
Format: .PDF Date: 09 Jun 2011

Datasheet

1
Recommend!

Display 20 \| 50	1 \| 2 \| 3
All Cadence Resources »

Home Products Home Allegro AMS Simulator Allegro Design Authoring Allegro Design Entry Capture / Capture CIS Allegro Design Publisher Allegro Design Workbench Allegro FPGA System Planner Allegro Package Designer Allegro Package SI Allegro PCB Designer Allegro PCB Librarian Allegro PCB SI Allegro System Architect Assura Physical Verification Cadence 3D Design Viewer Cadence ActiveParts Portal Cadence AMS Methodology Kit Cadence Chip Optimizer Cadence Chip Planning System Cadence CMP Predictor Cadence Incisive Verification Kit Cadence InCyte Chip Estimator Cadence Litho Electrical Analyzer Cadence Litho Physical Analyzer Cadence Low-Power Methodology Kit Cadence MaskCompose Reticle and Wafer Synthesis Suite Cadence OrCAD Capture / Capture CIS Cadence OrCAD FPGA System Planner Cadence OrCAD PCB Designer Cadence OrCAD Signal Explorer Cadence Palladium Dynamic Power Analysis Cadence Palladium series Cadence Palladium XP Verification Computing Platform Cadence Physical Verification System Cadence Process and Proximity Compensation Cadence PSpice A/D and Advanced Analysis Cadence QRC Extraction Cadence QuickView Layout and Manufacturing Data Viewer Cadence RF Design Methodology Kit Cadence RF SiP Methodology Kit Cadence SimVision Debug Cadence SiP Co-Design Cadence SiP Digital Architect Cadence SiP Digital Layout Cadence SiP Digital SI Cadence SiP Layout Cadence Space-Based Router Cadence SpeedBridge Adapters Cadence Tempus Timing Signoff Solution Cadence VIP Catalog C-to-Silicon Compiler Design IP Encounter Conformal Constraint Designer Encounter Conformal ECO Designer Encounter Conformal Equivalence Checker Encounter Conformal Low Power Encounter DFT Architect Encounter Diagnostics Encounter Digital Implementation System Encounter Library Characterizer Encounter Power System Encounter RTL Compiler Encounter RTL Compiler Advanced Physical Option Encounter Timing System Encounter True-Time ATPG First Encounter Design Exploration and Prototyping Incisive Debug Analyzer Incisive Design Team Manager Incisive Design Team Simulator Incisive Desktop Manager Incisive Enterprise Manager Incisive Enterprise Simulator Incisive Enterprise Specman Elite Testbench Incisive Enterprise Verifier Incisive Formal Verifier Incisive Plan-to-Closure Methodology Incisive Software Extensions Incisive Xtreme series NanoRoute Router Open Verification Methodology OrCAD Capture and Capture CIS OrCAD PCB Designer OrCAD Signal Explorer PSpice A/D and Advanced Analysis QuickCycles Service Rapid Prototyping Platform Sigrity BroadBand Spice Sigrity OptimizePI Sigrity OrbitIO Sigrity PowerDC Sigrity PowerSI Sigrity Speed2000 Sigrity SystemSI Sigrity Transistor-to-behavioral Model Conversion (T2B)Sigrity Unified Package Designer (UPD)Sigrity XcitePI Sigrity XtractIM SoC Encounter RTL-to-GDSII System Virtual System Platform Virtual System Platform for the Xilinx Zynq-7000 EPP Virtuoso Accelerated Parallel Simulator Virtuoso AMS Designer Virtuoso Analog Design Environment Virtuoso Chip Assembly Router Virtuoso DFM Virtuoso Digital Implementation Virtuoso Layout Migrate Virtuoso Layout Suite Virtuoso Liberate Virtuoso Liberate LV Virtuoso Liberate MX Virtuoso Multi-Mode Simulation Virtuoso Passive Component Designer Virtuoso Power System Virtuoso RF Designer Virtuoso Schematic Editor Virtuoso SiP Architect Virtuoso Spectre Circuit Simulator Virtuoso UltraSim Full-Chip Simulator Virtuoso Variety Virtuoso Visualization and Analysis VoltageStorm Power Verification

Content Query Web Part ‭[2]‬

Cadence Verification IP Inquiry Form

Cadence Verification IP Customer Reference Form

White paper: Maximizing Verification Effectiveness Using Metric-Driven Verification

Technical paper: Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements

Interface Additions to the e Language for Effective Communication with SystemC TLM 2.0 Models White Paper

Incisive Metrics Center Technical Brief

Increase Your Debug Productivity with SimVision Debug Videos

Gate Level Simulation Methodology White Paper

speakTECH Feeder Viewer for Community Server

Recent Blog Posts

Visit the Community »

Content Query Web Part ‭[3]‬

Standards & Languages

Hosted Design Solutions

eMemory

NAND Flash White Paper

SuperSpeed USB White Paper

MMAV 2010

Utilizing Callback Features in MMAV

Webinars - live and archived

Support & Training

Software Downloads

Cadence Services

Verification Alliance program

Email

Share

Subscribe

Contact Us

Cadence VIP 目录

Content Query Web Part ‭[2]‬

speakTECH Feeder Viewer for Community Server

Content Query Web Part ‭[3]‬