Home > Cadence 中国 > 公司产品 > 功能验证 > Cadence VIP 目录

Cadence VIP 目录

业界最广的验证IP与存储器模型产品组合，支持所有主要仿真器

Cadence VIP目录为超过30种复杂协议与超过1.5万种存储器设备提供支持。VIP与存储器模型除了在 Cadence Incisive Enterprise Simulator 上运行，还可以在 Synopsys VCS® 与Mentor Graphics Questa® 仿真器运行。

下载数据单 »

Supported Interfaces
Protocols	Memories
AMBA 4 AMBA AHB AMBA AXI AMBA APB CAN Ethernet HDMI I2C JTAG LIN MIPI CSI-2 MIPI DSI MIPI M-PHY MIPI SLIMbus MIPI UniPro MIPI DigRF v4 OCP PCI Express PCI PLB SAS Serial ATA (SATA) Serial Rapid IO USB (with OTG) USB SuperSpeed	DDR2 DDR3 DDR4 DDR4 SDRAM DDR NVM EEPROM Flash ONFI 3.0 Flash PPM Flash Toggle2NAND GDDR3 GDDR4 GDDR5 LBA NAND LPDDR2 LRDIMM MMC 4.41 One NAND QDR SRA SD/SDIO 2.0 SD/SDIO 3.0 SDRAM SRAM SRAM cellular Toggle NAND Wide I/O SDRAM Plus other memory types

Cadence今天提供的产品继承了10年来高端可靠VIP产品的优秀传统，已经被应用于检验数十种协议，涵盖数千种设计。Cadence存储器模型（过去曾以Denali MMAV 存储器模型之名进行宣传）长期以来一直被当做存储器接口验证的“黄金标准”。

Cadence解决方案满足了IP、SoC和系统级验证工程师与设计师的特定需要：

IP开发商受益于最新协议支持的优势，每个VIP都会进行数百次自动协议检查，对VIP的深刻了解已经在多种设计的投产中得到了证明。
SoC开发商受益于当今SOC中所有复杂标准协议与存储器界面的广泛支持，常见的测试平台界面涵盖了整个VIP与存储器产品，而创新的授权模式降低了多协议验证的成本门槛
系统开发商受益于Accelerated VIP用于开启 Palladium XP验证计算平台的功能，可以检验软硬件集成，实现软件驱动型验证，以及为程序员提供的系统验证的视窗，同时对驱动器与SoC界面进行测试。

特性

支持第三方仿真器
支持的协议超过30种
率先上市，支持新型标准如AMBA4系列、 PCI Express Gen3、SuperSpeed USB、Ethernet 40G/100G与MIPI协议
超过1.5万种存储器模型，包括支持新存储器类型，如DDR4 SDRAM、Flash ONFI 3.0、Flash PPM、Flash Toggle2NAND、GDDR5、LRDIMM和Wide I/O SDRAM
通过 CMS 与 PureSuite 解决方案进行协议适用性检查
断言套件用于通过 Incisive Formal Verifier进行AMBA与OCP结构的形式验证
Accelerated VIP 用于最广泛使用的复杂协议，支持大型SoC与软硬件集成的硬件加速
Sup支持所有通用测试平台语言，包括SystemVerilog与e
支持 Universal Verification Methodology (UVM)

其他

协议适应性检查 »
Accelerated VIP »

自助游览

Xuropa.com的上手演示在线体验IP目录产品

Home Products Home Allegro AMS Simulator Allegro Design Authoring Allegro Design Entry Capture / Capture CIS Allegro Design Publisher Allegro Design Workbench Allegro FPGA System Planner Allegro Package Designer Allegro Package SI Allegro PCB Designer Allegro PCB Librarian Allegro PCB SI Allegro System Architect Assura Physical Verification Cadence 3D Design Viewer Cadence ActiveParts Portal Cadence AMS Methodology Kit Cadence Chip Optimizer Cadence Chip Planning System Cadence CMP Predictor Cadence Incisive Verification Kit Cadence InCyte Chip Estimator Cadence Litho Electrical Analyzer Cadence Litho Physical Analyzer Cadence Low-Power Methodology Kit Cadence MaskCompose Reticle and Wafer Synthesis Suite Cadence OrCAD Capture / Capture CIS Cadence OrCAD FPGA System Planner Cadence OrCAD PCB Designer Cadence OrCAD Signal Explorer Cadence Palladium Dynamic Power Analysis Cadence Palladium series Cadence Palladium XP Verification Computing Platform Cadence Physical Verification System Cadence PSpice A/D and Advanced Analysis Cadence QRC Extraction Cadence QuickView Layout and Manufacturing Data Viewer Cadence RF Design Methodology Kit Cadence RF SiP Methodology Kit Cadence SiP Co-Design Cadence SiP Digital Architect Cadence SiP Digital Layout Cadence SiP Digital SI Cadence SiP Layout Cadence Space-Based Router Cadence SpeedBridge Adapters Cadence VIP Catalog C-to-Silicon Compiler Design IP Encounter Conformal Constraint Designer Encounter Conformal ECO Designer Encounter Conformal Equivalence Checker Encounter Conformal Low Power Encounter DFT Architect Encounter Diagnostics Encounter Digital Implementation System Encounter Library Characterizer Encounter Power System Encounter RTL Compiler Encounter RTL Compiler with Physical Encounter Timing System Encounter True-Time ATPG First Encounter Design Exploration and Prototyping Incisive Design Team Manager Incisive Design Team Simulator Incisive Desktop Manager Incisive Enterprise Manager Incisive Enterprise Simulator Incisive Enterprise Specman Elite Testbench Incisive Enterprise Verifier Incisive Formal Verifier Incisive Plan-to-Closure Methodology Incisive Software Extensions Incisive Xtreme series NanoRoute Router Open Verification Methodology OrCAD Capture and Capture CIS OrCAD PCB Designer OrCAD Signal Explorer PSpice A/D and Advanced Analysis Rapid Prototyping Platform SoC Encounter RTL-to-GDSII System Virtual System Platform Virtuoso Accelerated Parallel Simulator Virtuoso AMS Designer Virtuoso Analog Design Environment Virtuoso Chip Assembly Router Virtuoso DFM Virtuoso Digital Implementation Virtuoso Layout Migrate Virtuoso Layout Suite Virtuoso Multi-Mode Simulation Virtuoso Passive Component Designer Virtuoso Power System Virtuoso RF Designer Virtuoso Schematic Editor Virtuoso SiP Architect Virtuoso Spectre Circuit Simulator Virtuoso UltraSim Full-Chip Simulator VoltageStorm Power Verification

Content Query Web Part ‭[3]‬

Technical Webinars: Learn from Experts on UVM, Metric-driven, Formal and Mixed-signal Verification

Expanded Verification IP Catalog: The Industry's Broadest Portfolio of Verification IP and Memory Models

White paper: Maximizing Verification Effectiveness Using Metric-Driven Verification

Technical paper: Hardware Simulator Performance Scaling to Meet Advanced Node SoC Verification Requirements

speakTECH Feeder Viewer for Community Server

Recent Blog Posts

Visit the Community »

Content Query Web Part ‭[4]‬

Standards & Languages

Hosted Design Solutions

NAND Flash White Paper

SuperSpeed USB White Paper

Utilizing Callback Features in MMAV

Webinars - live and archived

Support & Training

Software Downloads

Cadence Services

Verification Alliance program