Home > Cadence 中国 > 公司产品 > 数字实现 > VoltageStorm Power Verification

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

VoltageStorm Power Verification 


Eliminate costly changes downstream with production-proven power-grid verification

VoltageStorm Power Verification helps engineers manage power consumption by automating IR drop management, from initial power planning through signoff. By using it to verify the power grid before signal routing, engineers can eliminate over-design, open additional space for signal routing, and achieve timing closure more efficiently.

VoltageStorm Power Verification Datasheet »
Product ImageCadence® VoltageStorm Power Verification automates the analysis and optimization of de-coupling capacitance size and location, and it reduces dynamic IR drop on the most complex, low-power designs. VoltageStorm Power Verification provides accurate power consumption data (static and dynamic power calculation, including state-dependent leakage), which is an increasing concern for nanometer-scale designs.

Features/Benefits
  • Automates the management of IR drop, from planning through signoff
  • Eliminates over-design
  • Decreases the risk of IR drop-related failures and power-rail electromigration failures early in the design process
Encounter Power System is the next generation VoltageStorm Power Verification.

 
 
HomeProducts HomeAllegro AMS SimulatorAllegro Design AuthoringAllegro Design Entry Capture / Capture CISAllegro Design PublisherAllegro Design WorkbenchAllegro FPGA System PlannerAllegro Package DesignerAllegro Package SIAllegro PCB DesignerAllegro PCB LibrarianAllegro PCB SIAllegro System ArchitectAssura Physical VerificationCadence 3D Design ViewerCadence ActiveParts PortalCadence AMS Methodology KitCadence Chip OptimizerCadence Chip Planning SystemCadence CMP PredictorCadence Incisive Verification KitCadence InCyte Chip EstimatorCadence Litho Electrical AnalyzerCadence Litho Physical AnalyzerCadence Low-Power Methodology KitCadence MaskCompose Reticle and Wafer Synthesis SuiteCadence OrCAD Capture / Capture CISCadence OrCAD FPGA System PlannerCadence OrCAD PCB DesignerCadence OrCAD Signal ExplorerCadence Palladium Dynamic Power AnalysisCadence Palladium seriesCadence Palladium XP Verification Computing PlatformCadence Physical Verification SystemCadence PSpice A/D and Advanced AnalysisCadence QRC ExtractionCadence QuickView Layout and Manufacturing Data ViewerCadence RF Design Methodology KitCadence RF SiP Methodology KitCadence SiP Co-DesignCadence SiP Digital ArchitectCadence SiP Digital LayoutCadence SiP Digital SICadence SiP LayoutCadence Space-Based RouterCadence SpeedBridge AdaptersCadence VIP CatalogC-to-Silicon CompilerDesign IPEncounter Conformal Constraint DesignerEncounter Conformal ECO DesignerEncounter Conformal Equivalence CheckerEncounter Conformal Low PowerEncounter DFT ArchitectEncounter DiagnosticsEncounter Digital Implementation SystemEncounter Library CharacterizerEncounter Power SystemEncounter RTL CompilerEncounter RTL Compiler Advanced Physical OptionEncounter Timing SystemEncounter True-Time ATPGFirst Encounter Design Exploration and PrototypingIncisive Design Team ManagerIncisive Design Team SimulatorIncisive Desktop ManagerIncisive Enterprise ManagerIncisive Enterprise SimulatorIncisive Enterprise Specman Elite TestbenchIncisive Enterprise VerifierIncisive Formal VerifierIncisive Plan-to-Closure MethodologyIncisive Software ExtensionsIncisive Xtreme seriesNanoRoute RouterOpen Verification MethodologyOrCAD Capture and Capture CISOrCAD PCB Designer OrCAD Signal ExplorerPSpice A/D and Advanced AnalysisRapid Prototyping PlatformSoC Encounter RTL-to-GDSII SystemVirtual System PlatformVirtuoso Accelerated Parallel SimulatorVirtuoso AMS DesignerVirtuoso Analog Design EnvironmentVirtuoso Chip Assembly RouterVirtuoso DFMVirtuoso Digital ImplementationVirtuoso Layout MigrateVirtuoso Layout SuiteVirtuoso Multi-Mode SimulationVirtuoso Passive Component DesignerVirtuoso Power SystemVirtuoso RF DesignerVirtuoso Schematic EditorVirtuoso SiP ArchitectVirtuoso Spectre Circuit SimulatorVirtuoso UltraSim Full-Chip SimulatorVoltageStorm Power Verification