Home > Cadence 中国 > 公司产品 > 数字实现 > Cadence QRC Extraction

Share

Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Subscribe

RSS

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

Cadence QRC Extraction

3D full-chip parasitic extraction and analysis

The industry’s fastest, most accurate 3D full-chip parasitic extractor, delivering in-design and signoff extraction. It supports both transistor-level and cell-level extractions during design implementation and signoff, and it integrates seamlessly with both Cadence Virtuoso® custom design and Cadence Encounter® digital implementation platforms. This tight integration ensures ease of use, enables rapid analysis to accelerate design closure, and provides better and faster convergence by using the same engine during implementation and signoff.

Cadence QRC Extraction Datasheet »

As advanced process geometries continue to shrink, parasitic extraction becomes a necessity throughout the design implementation flow and the validation phase. Cadence QRC Extraction is an integrated extraction solution for design imple¬mentation and validation at 90nm and below. It includes full-spectrum, production-proven technologies for all nanometer-scale design styles including RF, analog, cell, mixed-signal, custom-digital, and thin-film transistor liquid-crystal display (TFT-LCD). It offers advanced capabil¬ities such as multi-mode/multi-corner (MMMC) extraction, RLCK extraction, advanced process modeling, signoff ECO, substrate analysis, statistical extraction, distributed processing, netlist reduction, DFM effects support, and substrate parasitics extraction, and it includes an integrated, foundry-qualified field solver (QRC-FS).

Benefits

Better, faster, and predictable convergence
Productivity and time to market
Seamless integration with custom design, digital implementation, and signoff tools
Support for all advanced node functionality required at 28/20nm

Home Products Home Allegro AMS Simulator Allegro Design Authoring Allegro Design Entry Capture / Capture CIS Allegro Design Publisher Allegro Design Workbench Allegro FPGA System Planner Allegro Package Designer Allegro Package SI Allegro PCB Designer Allegro PCB Librarian Allegro PCB SI Allegro System Architect Assura Physical Verification Cadence 3D Design Viewer Cadence ActiveParts Portal Cadence AMS Methodology Kit Cadence Chip Optimizer Cadence Chip Planning System Cadence CMP Predictor Cadence Incisive Verification Kit Cadence InCyte Chip Estimator Cadence Litho Electrical Analyzer Cadence Litho Physical Analyzer Cadence Low-Power Methodology Kit Cadence MaskCompose Reticle and Wafer Synthesis Suite Cadence OrCAD Capture / Capture CIS Cadence OrCAD FPGA System Planner Cadence OrCAD PCB Designer Cadence OrCAD Signal Explorer Cadence Palladium Dynamic Power Analysis Cadence Palladium series Cadence Palladium XP Verification Computing Platform Cadence Physical Verification System Cadence PSpice A/D and Advanced Analysis Cadence QRC Extraction Cadence QuickView Layout and Manufacturing Data Viewer Cadence RF Design Methodology Kit Cadence RF SiP Methodology Kit Cadence SiP Co-Design Cadence SiP Digital Architect Cadence SiP Digital Layout Cadence SiP Digital SI Cadence SiP Layout Cadence Space-Based Router Cadence SpeedBridge Adapters Cadence VIP Catalog C-to-Silicon Compiler Design IP Encounter Conformal Constraint Designer Encounter Conformal ECO Designer Encounter Conformal Equivalence Checker Encounter Conformal Low Power Encounter DFT Architect Encounter Diagnostics Encounter Digital Implementation System Encounter Library Characterizer Encounter Power System Encounter RTL Compiler Encounter RTL Compiler Advanced Physical Option Encounter Timing System Encounter True-Time ATPG First Encounter Design Exploration and Prototyping Incisive Design Team Manager Incisive Design Team Simulator Incisive Desktop Manager Incisive Enterprise Manager Incisive Enterprise Simulator Incisive Enterprise Specman Elite Testbench Incisive Enterprise Verifier Incisive Formal Verifier Incisive Plan-to-Closure Methodology Incisive Software Extensions Incisive Xtreme series NanoRoute Router Open Verification Methodology OrCAD Capture and Capture CIS OrCAD PCB Designer OrCAD Signal Explorer PSpice A/D and Advanced Analysis Rapid Prototyping Platform SoC Encounter RTL-to-GDSII System Virtual System Platform Virtuoso Accelerated Parallel Simulator Virtuoso AMS Designer Virtuoso Analog Design Environment Virtuoso Chip Assembly Router Virtuoso DFM Virtuoso Digital Implementation Virtuoso Layout Migrate Virtuoso Layout Suite Virtuoso Multi-Mode Simulation Virtuoso Passive Component Designer Virtuoso Power System Virtuoso RF Designer Virtuoso Schematic Editor Virtuoso SiP Architect Virtuoso Spectre Circuit Simulator Virtuoso UltraSim Full-Chip Simulator VoltageStorm Power Verification

Content Query Web Part ‭[1]‬

New White Paper: 20nm Design - How this Advanced Technology Node Will Transform SoCs and EDA

Video: Hear about 3D-IC/TSV Design Methodology from Cadence R&D

New White Paper: 3D ICs with TSVs—Design Challenges and Requirements

Cadence Drives Giga-Gate/Gigahertz Design at 28nm with New Digital End-to End Flow

speakTECH Feeder Viewer for Community Server

Recent Blog Posts

Visit the Community »

Content Query Web Part ‭[2]‬

Hosted Design Solutions

Cadence Services

Support & Training

Software Downloads