Home > Cadence 中国 > 公司产品 > 数字实现 > Encounter Library Characterizer

Share
  • Email
  • Social Web
* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Encounter Library Characterizer 


Fast and accurate library characterization with the latest modeling formats

Encounter Library Characterizer automatically generates models for statistical timing analysis and leakage analysis in a simplified user interface.

Encounter Library Characterizer Datasheet »

To cope with process variation and power consumption, engineers need to employ fast, accurate, and complex library modeling, capable of generating the latest library formats. Cadence® Encounter® Library Characterizer offers a unified system that can simultaneously generate the latest current source modeling formats. It supports the effective current source model (ECSM) for timing, power, signal integrity, and statistical analyses. It also supports Liberty CCS to accurately model noise, multiple voltages, and IR drop during timing and power analysis.

Fast, automated library characterization and re-characterization is a must for today's high-cell-count libraries. When generating libraries from scratch, Encounter Library Characterizer’s automatic logic recognition technology speeds the process by eliminating the need to generate library template files upfront. Its library re-characterization technology is ideal for adding new formats, generating new voltage and temperature points, or providing library updates to existing libraries.

Features/Benefits
  • Provides a unified characterization system for fast and simultaneous model generation
  • Supports advanced modeling formats: ECSM delay, noise, power, and statistical modeling and Liberty NLDM
  • Generates and optimizes vectors automatically (and supports manual vectors)
  • Enables state-dependent power characterization
  • Includes the ECSM checker utility for output library verification and validation
  • Reduces runtime for re-generated libraries
  • Supports multiple circuit simulators
  • Offers advanced automatic logic recognition for complex gates
  • Integrates with Encounter Timing System GXL and Encounter Digital Implementation System
 
 
HomeProducts HomeAllegro AMS SimulatorAllegro Design AuthoringAllegro Design Entry Capture / Capture CISAllegro Design PublisherAllegro Design WorkbenchAllegro FPGA System PlannerAllegro Package DesignerAllegro Package SIAllegro PCB DesignerAllegro PCB LibrarianAllegro PCB SIAllegro System ArchitectAssura Physical VerificationCadence 3D Design ViewerCadence ActiveParts PortalCadence AMS Methodology KitCadence Chip OptimizerCadence Chip Planning SystemCadence CMP PredictorCadence Incisive Verification KitCadence InCyte Chip EstimatorCadence Litho Electrical AnalyzerCadence Litho Physical AnalyzerCadence Low-Power Methodology KitCadence MaskCompose Reticle and Wafer Synthesis SuiteCadence OrCAD Capture / Capture CISCadence OrCAD FPGA System PlannerCadence OrCAD PCB DesignerCadence OrCAD Signal ExplorerCadence Palladium Dynamic Power AnalysisCadence Palladium seriesCadence Palladium XP Verification Computing PlatformCadence Physical Verification SystemCadence PSpice A/D and Advanced AnalysisCadence QRC ExtractionCadence QuickView Layout and Manufacturing Data ViewerCadence RF Design Methodology KitCadence RF SiP Methodology KitCadence SiP Co-DesignCadence SiP Digital ArchitectCadence SiP Digital LayoutCadence SiP Digital SICadence SiP LayoutCadence Space-Based RouterCadence SpeedBridge AdaptersCadence VIP CatalogC-to-Silicon CompilerDesign IPEncounter Conformal Constraint DesignerEncounter Conformal ECO DesignerEncounter Conformal Equivalence CheckerEncounter Conformal Low PowerEncounter DFT ArchitectEncounter DiagnosticsEncounter Digital Implementation SystemEncounter Library CharacterizerEncounter Power SystemEncounter RTL CompilerEncounter RTL Compiler Advanced Physical OptionEncounter Timing SystemEncounter True-Time ATPGFirst Encounter Design Exploration and PrototypingIncisive Design Team ManagerIncisive Design Team SimulatorIncisive Desktop ManagerIncisive Enterprise ManagerIncisive Enterprise SimulatorIncisive Enterprise Specman Elite TestbenchIncisive Enterprise VerifierIncisive Formal VerifierIncisive Plan-to-Closure MethodologyIncisive Software ExtensionsIncisive Xtreme seriesNanoRoute RouterOpen Verification MethodologyOrCAD Capture and Capture CISOrCAD PCB Designer OrCAD Signal ExplorerPSpice A/D and Advanced AnalysisRapid Prototyping PlatformSoC Encounter RTL-to-GDSII SystemVirtual System PlatformVirtuoso Accelerated Parallel SimulatorVirtuoso AMS DesignerVirtuoso Analog Design EnvironmentVirtuoso Chip Assembly RouterVirtuoso DFMVirtuoso Digital ImplementationVirtuoso Layout MigrateVirtuoso Layout SuiteVirtuoso Multi-Mode SimulationVirtuoso Passive Component DesignerVirtuoso Power SystemVirtuoso RF DesignerVirtuoso Schematic EditorVirtuoso SiP ArchitectVirtuoso Spectre Circuit SimulatorVirtuoso UltraSim Full-Chip SimulatorVoltageStorm Power Verification