Home > Cadence 中国 > 所有产品目录

所有产品目录

Cadence delivers application specific kits and new-generation platforms of integrated design technologies and methodologies that help you address all aspects of electronics design in the nanometer era.


3	3D Design Viewer


A	Allegro AMS Simulator Allegro Design Authoring Allegro Design Entry Capture / Capture CIS Allegro Design Publisher Allegro Design Workbench Allegro FPGA System Planner Allegro Package Designer Allegro Package SI Allegro PCB Designer Allegro PCB Librarian Allegro PCB SI Allegro System Architect AMS Methodology Kit Assura Physical Verification


C	Cadence 3D Design Viewer Cadence ActiveParts Portal Cadence AMS Methodology Kit Cadence Chip Optimizer Cadence Chip Planning System Cadence CMP Predictor Cadence Incisive Verification Kit Cadence InCyte Chip Estimator Cadence Litho Electrical Analyzer Cadence Litho Physical Analyzer Cadence Low-Power Methodology Kit Cadence MaskCompose Reticle and Wafer Synthesis Suite Cadence OrCAD Capture / Capture CIS Cadence OrCAD FPGA System Planner Cadence OrCAD PCB Designer Cadence OrCAD Signal Explorer Cadence Palladium series Cadence Palladium XP Verification Computing Platform Cadence Physical Verification System Cadence PSpice A/D and Advanced Analysis Cadence QRC Extraction Cadence QuickView Layout and Manufacturing Data Viewer Cadence RF Design Methodology Kit Cadence RF SiP Methodology Kit Cadence SiP Co-Design Cadence SiP Digital Architect Cadence SiP Digital SI Cadence SiP Layout Cadence Space-Based Router Cadence SpeedBridge Adapters Cadence VIP Catalog Chip Optimizer Chip Planning System CMP Predictor C-to-Silicon Compiler


D	Design IP


E	Encounter Conformal Constraint Designer Encounter Conformal ECO Designer Encounter Conformal Equivalence Checker Encounter Conformal Low Power Encounter DFT Architect Encounter Diagnostics Encounter Digital Implementation System Encounter Library Characterizer Encounter Power System Encounter RTL Compiler Encounter RTL Compiler with Physical Encounter Timing System Encounter True-Time ATPG


F	First Encounter Design Exploration and Prototyping


I	Incisive Design Team Manager Incisive Design Team Simulator Incisive Desktop Manager Incisive Enterprise Manager Incisive Enterprise Simulator Incisive Enterprise Specman Elite Testbench Incisive Enterprise Verifier Incisive Formal Verifier Incisive Plan-to-Closure Methodology Incisive Software Extensions Incisive Verification Kit Incisive Xtreme series InCyte Chip Estimator


L	Litho Electrical Analyzer Litho Physical Analyzer Low-Power Methodology Kit


M	MaskCompose Reticle and Wafer Synthesis Suite


N	NanoRoute Router


O	Open Verification Methodology OrCAD Capture and Capture CIS OrCAD PCB Designer OrCAD Signal Explorer


P	Physical Verification System PSpice A/D and Advanced Analysis


Q	QRC Extraction QuickView Layout and Manufacturing Data Viewer


R	Rapid Prototyping Platform RF Design Methodology Kit RF SiP Methodology Kit


S	SiP Digital Architect SiP Digital SI SiP Layout SoC Encounter RTL-to-GDSII System Space-Based Router SpeedBridge Adapters

V

Content Query Web Part ‭[1]‬

Cadence Drives Giga-Gate/Gigahertz Design at 28nm with New Digital End-to End Flow

Cadence Offers Optimized Implementation Methodology for Silicon Realization of New ARM Cortex-A15 MPCore Processor

New White Paper: 3D ICs With TSVs — Design Challenges and Requirements

Content Editor Web Part ‭[1]‬

社区

系统设计与验证
功能验证
逻辑设计
数字实现
定制设计
射频设计
PCB设计
IC封装与SiP设计
可制造性签收

社区主页 »

Content Query Web Part ‭[2]‬

Cadence Services

Support & Training

Software Downloads

Hosted Design Solutions