Email
Social Web

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Send yourself a copy

Cadence RSS Feeds

Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.

Contact Us

Cadence Contacts

Global Office Locator
Find Offices worldwide »

Sales Inquiry
Request for Product information »
Cadence Channel Partners »

Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Comments: *

Send Yourself A Copy

课程目录

2010年教育训练课程全部课程 | 上海 | 北京全部分类

Advance with Engineer Explorer Series

CIC3-84401	Advanced SKILL Language Programming - v5.1.41	上海	4/14 - 4/16	3天	我要报名
CIC3-84474	RF Analysis with Virtuoso Spectre Simulator vMMSIM 7.01	上海	6/29 - 7/01	3天	我要报名
ICD2-82147	Signoff Timing Analysis with Encounter Timing System - v8.1	北京	6/22 - 6/23	2天	我要报名
SFV4-82153	SystemVerilog Advanced Verification using OVM - v8.2	北京	3/23 - 3/26	4天	截止

Custom IC Design

CIC3-84401	Advanced SKILL Language Programming - v5.1.41	上海	4/14 - 4/16	3天	我要报名
CIC3-84474	RF Analysis with Virtuoso Spectre Simulator vMMSIM 7.01	上海	6/29 - 7/01	3天	我要报名
CIC5-83018	SKILL Language Programming v5.1.41	上海	6/07 - 6/11	5天	我要报名
CIC2-84004	Virtuoso Spectre Circuit Simulator - vMMSIM 7.0	上海	5/18 - 5/20	2天	我要报名
CIC3-84423	Virtuoso XL Layout Editor - v5.1.41	北京	4/27 - 4/29	3天	我要报名

Digital IC design catalog

ICD1-82162	Floorplanning, Physical Synthesis, Place and Route (Hierarchical) v8.1	上海	5/11 - 5/11	1天	我要报名
ICD1-82123	Logic Equivalence Checking with Encounter Conformal - v8.1	北京	5/25 - 5/25	1天	我要报名
ICD2-82147	Signoff Timing Analysis with Encounter Timing System - v8.1	北京	6/22 - 6/23	2天	我要报名

Functional verification catalog

SFV2-82115	Incisive SystemC, VHDL, and Verilog Simulation -v8.2	上海	4/06 - 4/07	2天	我要报名
SFV4-82153	SystemVerilog Advanced Verification using OVM - v8.2	北京	3/23 - 3/26	4天	截止

Silicon-package-board co-design catalog

SPB4-85022	Allego Package Dsigner-v16.2	北京	6/01 - 6/04	4天	我要报名
SPB3-86015	Allegro Design Entry HDL Front-to-Back Flow-v16.2	上海	3/16 - 3/18	3天	截止
SPB3-86078	Allegro PCB Editor SKILL Programming Language - v16.01	上海	4/20 - 4/22	3天	我要报名
SPB5-86024	Allegro PCB Editor-v16.2	上海	3/29 - 4/02	5天	我要报名
SPB2-86046	Allegro PCB SI Foundations - v16.2	上海	4/12 - 4/13	2天	我要报名