Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

 

Atmel Creates First Single-Chip DVD/CD SoC Using Cadence Encounter Test
New Encounter Test Architect Delivers Fast Time to Market and Excellent Test Coverage for Advanced Semiconductor Industry Leader

SAN JOSE, Calif., 07 Nov 2005

Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its new Cadence® Encounter® Test Architect technology has helped Atmel Corp. successfully tape out Atmel's first single-chip DVD/CD system-on-chip (SoC). With Encounter Test, Atmel's geographically distributed design team was able to fast track its project. This helped Atmel complete test insertion and automatic test pattern generation (ATPG) on time to achieve high-quality, first-pass manufacturing success.

Atmel's recently announced AT78C4050 is a SoC focused on driving down cost and complexity for next-generation, high-performance optical disc-drive designs. With this product, designers can, for the first time, use a single-chip controller that provides all analog and digital functions for red and blue laser DVD and CD from servo system to ATAPI interface. Its integrated partial response, maximum likelihood (PRML) read channel technology provides higher speed, higher density and improved performance over any currently available products.

"We used a globally distributed design team for this complex, first-in-class product," said Mehdi Bathaee, Atmel's Network Storage Business Unit general manager. "Inserting the test and generating patterns in time for tapeout was key to our project's success. With Encounter Test, and the Cadence team's support, we achieved our time-to-tapeout and exceeded test coverage objectives."

"Atmel's experience is an example of how Encounter Test Architect's unique compiler-based methodology inserts all required test structures with its automatic test infrastructure compilation and verification methodology—all from a single specification," said Sanjiv Taneja, vice president of R&D for Encounter Test at Cadence. "We are proud to have contributed to Atmel's significant achievement with this design."

About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2004 revenues of approximately $1.2 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

For more information, please contact:
Judy Erkanat
direct:408.894.2302
jerkanat@cadence.com
Cadence Design Systems, Inc.


Cadence, the Cadence logo, and Encounter are registered trademarks of Cadence Design Systems in the United States and other countries. All other trademarks are the property of their respective owners.