will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.


Cadence Speeds Systems Development with Automated Transaction-Level Verification
New SystemC Transaction Recording and Tracing Capabilities Eliminate Manual Steps for Modeling, Debugging and Analysis

SAN JOSE, Calif., 18 May 2009

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced today that it has delivered an extended system-level verification solution that supports the Open SystemC Initiative (OSCI) TLM 2.0 standard. This new solution natively recognizes TLM 2.0 constructs to automate debugging and analysis, and enables Save/Restart/Reset for managing long runtime test cases. With the new capabilities, systems and SoC engineers can conduct more complete transaction-level functional verification within narrowing project windows, resulting in higher-quality designs, including the development of higher-quality embedded software earlier in the project.

Cadence® is a corporate member of OSCI and a longtime contributor to its organizational and technical leadership. OSCI TLM 2.0 is an important advancement providing a standard to improve interoperability of transaction-level models and the transaction performance of those models for architecture analysis, software development, performance analysis, and hardware verification.

“OSCI TLM 2.0 is a critical advancement in our methodology, enabling further investment in SystemC TLM methodology and tooling. Cadence provides one of the most comprehensive mixed-level functional verification solutions available,” said Karl Auker, director of Strategic Alliances at ARC International.

Cadence SystemC simulation support is part of a fully integrated multi-language, multi-level functional verification solution which now includes TLM extensions. The arrival of TLM 2.0 codifies the intent of SystemC such that the Incisive® Enterprise Simulator infers the transactional interaction information and presents TLM-aware control, visibility, and debug capabilities – providing layers of abstraction above the C++ baseline. This removes the need to manually instrument source code, and organizes transaction information, multiple processes, and synchronization actions such as events. This enables the users to intuitively debug all the interacting elements of their SystemC TLM 2.0 design, using control and debug operations at the abstraction level of transactions, as well as software breakpoints, stack variables, and method and thread data operations for data structures such as fifos and sockets.

“OSCI TLM 2.0 is of great significance for the industry where the customer’s benefits are multiplied by the support of each additional commercial product,” said Stan Krolikoski, group director of Standards and Interoperability at Cadence, and the company’s representative on the OSCI board.

Long runtimes are a common challenge for system-level verification. New Save/Restart and Reset capabilities have patent-pending extensions for SystemC/C++, enabling teams to start regressions from a deep state starting point, such as after booting the Linux OS. Saving the entire state of a SystemC/C++ program includes proper handling of pointers, memory addresses, and simulation variables - far beyond the state of a mixed-language simulation.

"Cadence SystemC simulation environment provides the high-performance, multi-language capabilities we need to verify our energy-efficient high-performance computing systems," said Bryce Denney, director of ASIC Verification at SiCortex, Inc.

“The new capabilities of Cadence system-level verification dramatically magnify the benefits of transaction-level modeling, helping shave weeks off the creation of interoperable TLM models,” said Ran Avinun, group marketing director of Cadence. “We have had great customer support for our solution, and we are committed to maintaining our leadership role in helping drive OSCI standards to meet the needs of systems verification engineers.”

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.

Cadence, the Cadence logo and Incisive are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.