Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

 

TSMC 65-Nm Libraries First To Support Common Power Format-Enabled Design Flow
SAN JOSE, Calif., 28 Mar 2007

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, and Taiwan Semiconductor Manufacturing Company (TSMC) (NYSE: TSM), the world's largest dedicated semiconductor foundry, today announced the availability of 65-nanometer, low-power libraries from TSMC supporting the Common Power Format (CPF).

Cadence also announced that it has extended its existing TSMC library distribution agreement to include these libraries.

"Low-power design automation for advanced designs is a major contributing factor to increasing the adoption rate for 65-nanometer technology," said Kuo Wu, director of design service marketing at TSMC. "By automating the use of TSMC developed low-power libraries, we’re making it easier for designers of low-power design to realize benefits and improved manufacturability."

TSMC is a founding member of the Power Forward Initiative and has collaborated with Cadence on a number of low-power proof-point projects going back to 2003, including the most recent validation of CPF-based design technologies using TSMC’s 65-nanometer libraries.

"Cadence and TSMC have worked closely on low-power techniques since 2003," said Jan Willis, senior vice president, Industry Alliances at Cadence "The CPF-enabled design flow that we have proven through our collaborative work delivers the productivity necessary to accelerate the adoption of advanced low-power design techniques."

About TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology and the foundry industry's largest portfolio of process-proven libraries, IP, design tools and reference flows. The Company's total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMC's wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.

About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

For more information, please contact:
Michael Fournell
direct:408.428.5135
fournell@cadence.com
Cadence Design Systems, Inc.


Cadence is a registered trademark and the Cadence logo is a trademark of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.