Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

 

Freescale Japan Adopts Cadence Low-Power Solution To Develop Advanced Power Management Chip
Low-Power Design Solution Delivers Faster Power Management Design

SAN JOSE, Calif., 20 Jan 2009

Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global design innovation, announced today that Freescale Semiconductor Japan used the Cadence® Low-Power Solution to design, verify, and tape out a multi-channel power management IC for portable digital audio/video products such as digital still cameras. Using the Cadence Low-Power Solution, Freescale achieved a significant power savings for the device and a 20 percent reduction in design time.

"In today's advanced portable product market, power consumption is both a priority and a challenge," said Kimio Ueda, Ph.D., General Manager of Sendai Design Research and Development Center at Freescale Semiconductor Japan. "Usually, that would translate into longer design times. The highly integrated Cadence Low-Power Solution helps us to quickly and effectively create more power-efficient designs, which provide huge benefits to our customers."

The complex power management device is built on Freescale's mixed-signal SMARTMOS™ technology and is capable of managing multiple power modes. Freescale used the CPF-enabled Cadence Low-Power Solution as a comprehensive design flow to design the multiple supply voltages and power shutoff capabilities in the chip, resulting in a small, fast and cool device.

The Incisive® Enterprise Simulator in the integrated design flow allowed Freescale to achieve fast verification of the power domains for quick, accurate design. Cadence Encounter® RTL Compiler and Encounter Digital Implementation System provided automated power domain handling capabilities for reduced power consumption using the MSV and PSO techniques.

"The CPF-enabled Cadence Low-Power Solution has been demonstrated yet again to be a mature and production-ready low-power solution," said Steve Carlson, vice president of Low-Power Solutions at Cadence. "The power management IC tapeout experience at Freescale Semiconductor clearly illustrates that the Low-Power Solution delivers the capability to quickly create small and fast designs that consume a small amount of power."

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
408-944-7457
holden@cadence.com


Cadence, Encounter and Virtuoso are registered trademarks and the Cadence logo is a trademark of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.