Home > About Cadence > Newsroom > Press Releases

December

13 Dec 2011 Cadence Palladium XP Verification Computing Platform Speeds Deployment of Panasonic Systems-on-Chip for Digital Consumer Products
 
November

30 Nov 2011 ChipEstimate.com and SMIC Launch New IP Portal for SMIC Compatible Cores16 Nov 2011 Cadence Senior Vice President and Chief Financial Officer Geoff Ribar to Present at the Nasdaq OMX Investor Program16 Nov 2011 Cadence Corporate Vice President and Controller Sean Sobers to Present at the Barclays Technology Conference14 Nov 2011 Cadence Wins TSMC EDA Partner Award for 3D-IC Technology03 Nov 2011 TowerJazz Reference Design Flow 2.0 Fully Qualifies Cadence Mixed-Signal Solution and Process Design Kit02 Nov 2011 CDNLive! EMEA 2012 User Conference: Call For Papers Now Open02 Nov 2011 Cadence Makes Multimillion Dollar In-kind Donation to HEEAP to Help Prepare Engineering Students in Vietnam
 
October

31 Oct 2011 Cadence Elects James D. Plummer to Board of Directors31 Oct 2011 Cadence Palladium XP Enables QLogic to Rapidly Develop Sophisticated Network Switch26 Oct 2011 Cadence Reports Q3 2011 Financial Results26 Oct 2011 Xilinx and Cadence Introduce an Extensible Virtual Platform to Enable Software-Centric Approach for Embedded Software Developers25 Oct 2011 Samsung and Cadence Announce Production of Breakthrough 32nm HD Digital Camera SoC for Ambarella20 Oct 2011 Cadence Announces Winners of CDNLive! India 2011 Best Paper Awards and Cadence India Design Contest20 Oct 2011 Cadence Demonstrates the Power of Ecosystem Collaboration at ARM Technology Conference18 Oct 2011 ARM and Cadence Achieve Industry Milestone with Tape Out of 20nm ARM Cortex-A15 MPCore Processor17 Oct 2011 Cadence Library Characterization Scripts Now Available in New TSMC Reference Kit13 Oct 2011 Cadence Issues Call for Papers for the 2012 CDNLive! Silicon Valley Users Conference05 Oct 2011 Fuji Electric Cuts Development Time 25 Percent with Cadence Virtuoso Accelerated Parallel Simulator05 Oct 2011 X-FAB Qualifies Cadence Physical Verification System for All Process Nodes
 
September

27 Sep 2011 Cadence Enables ST-Ericsson to Achieve Significant Productivity Gain for its 40-Nanometer Baseband Chip Design26 Sep 2011 Cadence Accelerates Adoption of Emerging Mobile Standards with Expanded Verification IP Portfolio20 Sep 2011 Altis Semiconductor Standardizes on Cadence MaskCompose Reticle and Wafer Synthesis Suite20 Sep 2011 Giantec Semiconductor Switches to Cadence Technology, Gains 30 Percent Productivity with Virtuoso Flow19 Sep 2011 Fujitsu Standardizes on Cadence DFM Technologies for 28nm ASIC and Mixed-Signal Designs19 Sep 2011 Cadence Announces DFI 3.0-compliant Design and Verification IP12 Sep 2011 Cadence Demonstrates Proven Design and Verification IP at Intel Developer Forum05 Sep 2011 Cadence and Imec Collaborate to Offer Shuttle Program to Indian Universities
 
August

31 Aug 2011 Cadence Senior Vice President and Chief Financial Officer Geoff Ribar to Present at the Deutsche Bank Technology Conference30 Aug 2011 Altis Collaborates with Cadence Services to Deliver State-of-Art Design Kits29 Aug 2011 Cadence and GLOBALFOUNDRIES Significantly Speed Design for Manufacturing Signoff at 32, 28 Nanometers10 Aug 2011 Cadence Corporate Vice President of Finance James Haddad to Present at the Kaufman Bros. Investor Conference08 Aug 2011 Cadence Demonstrates Flash Memory Offering at 2011 Flash Memory Summit08 Aug 2011 Sunplus Technology Picks Cadence Transaction-Level Modeling Flow for Next-Gen Multimedia ICs
 
July

28 Jul 2011 Cadence Reports Q2 2011 Financial Results18 Jul 2011 HiSilicon Boosts Productivity Deploying Advanced Cadence Simulator12 Jul 2011 Cadence Senior Vice President and Chief Financial Officer Geoff Ribar to Present at the Canaccord Genuity Growth Conference12 Jul 2011 Cadence Acquires Azuro11 Jul 2011 Cadence Encounter Digital Flow Instrumental in Tapeout of Samsung 20-Nanometer Test Chip08 Jul 2011 Cadence Announces Second Quarter 2011 Financial Results Webcast
 
June

28 Jun 2011 Cadence Donates UVM World Website to Accellera22 Jun 2011 Cadence Demonstrates PCI Express 3.0 Offering at 2011 PCI-SIG Developers Conference06 Jun 2011 Cadence Collaborates with TSMC on New 28-nanometer Flows06 Jun 2011 Cadence Extends IP Offering, Collaborates with TSMC via Open Innovation Platform06 Jun 2011 Imec and Cadence Deliver Automated Solution for Testing 3D Stacked ICs06 Jun 2011 Cadence Accelerates Development of Multiprocessor Mobile Devices with New ARM ACE Verification IP06 Jun 2011 Cadence Focuses Industry on 20-nm Chip Design at Design Automation Conference
 
May

26 May 2011 Cadence U.S. Patents Top 1,00025 May 2011 ChipEstimate.com Media Alert: Meet Leading IP Suppliers At DAC 2011 During ChipEstimate.com IP Talks!23 May 2011 Cadence Breaks New Ground in System Realization at CDNLive! EMEA18 May 2011 ChipEstimate.com Launches First Third-party IP Portal Localized for Vital Japanese Design Community16 May 2011 Cadence Senior Vice President and Chief Marketing Officer John Bruggeman to Present at the BofA Merrill Lynch Technology Conference11 May 2011 Cadence Senior Vice President and Chief Marketing Officer John Bruggeman to Present at the Cowen Technology, Media & Telecom Conference11 May 2011 Cadence to Unveil OrCAD Capture Marketplace with Industry-first Online Apps; Puts a PCB Design ‘Universe’ at Engineers’ Fingertips10 May 2011 Cadence Acquires Altos Design Automation09 May 2011 Cadence and TSMC Collaborate to Deliver DFM Services for TSMC Advanced Processes03 May 2011 Cadence Announces Breakthrough in System Development to Meet Demands of ‘App-driven’ Electronics02 May 2011 Cadence President and Chief Executive Officer Lip-Bu Tan and Senior Vice President and Chief Financial Officer Geoff Ribar to Present at the JPMorgan Technology, Media & Telecom Conference02 May 2011 Bosch Deploys Cadence Unified Custom/Analog Flow to Gain Overall Design Productivity
 
April

27 Apr 2011 Cadence Reports Q1 2011 Financial Results25 Apr 2011 New Cadence Allegro Technology Boosts Productivity and Predictability for Silicon, SoC and System Developers13 Apr 2011 Cadence Kicks Off Global User Conferences with CDNLive! EMEA11 Apr 2011 Cadence Announces Availability of World’s First DDR4 IP Solution08 Apr 2011 Cadence Announces First Quarter 2011 Financial Results Webcast
 
March

28 Mar 2011 Cadence President and Chief Executive Officer Lip-Bu Tan to Host Annual Meeting of Stockholders28 Mar 2011 Cadence Releases Industry’s First Wide I/O Memory Controller IP Solution22 Mar 2011 Scientific Research Leader CERN Relies on Cadence Services to Provide an Advanced and Integrated Design Environment14 Mar 2011 Cadence Enhances Unified Custom/Analog Flow to Boost Productivity at Nodes Down to 20nm
 
February

28 Feb 2011 Cadence Opens and Extends Verification IP Catalog for Use Across Silicon, SoC and System Development24 Feb 2011 MEDIA ALERT: Cadence to Showcase Advanced Verification at DVCon 201123 Feb 2011 IMS CHIPS Standardizes on Cadence Silicon Realization Product Line for Advanced Gate Array Design22 Feb 2011 MEDIA ADVISORY: Cadence Design Systems, Inc. President and CEO Lip-Bu Tan to Ring the NASDAQ Stock Market Opening Bell22 Feb 2011 Broadcom Expands Use of Cadence Verification Computing Platform to Tackle System Realization16 Feb 2011 Cadence Elects Susan L. Bostrom to Board of Directors09 Feb 2011 Cadence Hosts 2011 Investor and Analyst Conference Webcast08 Feb 2011 Cadence Senior Vice President and Chief Financial Officer Geoff Ribar to Present at the Morgan Stanley Technology, Media & Telecom Conference03 Feb 2011 Media Alert: Cadence Announces Global Series of Seminars on Mixed-Signal Design02 Feb 2011 Cadence Reports Fourth Quarter and Fiscal Year 2010 Financial Results - Updated For Form 10-K Filed February 24, 2011
 
January

31 Jan 2011 Cadence Drives Giga-gate/Gigahertz Design at 28nm with New Digital End-to-end Flow24 Jan 2011 STARC and Cadence Develop In-Design DFM for 32/28-Nanometer Silicon Realization20 Jan 2011 Spreadtrum Standardizes on Cadence Design Flow and Achieves One-Pass Silicon Realization for Its First 40nm Product17 Jan 2011 Cadence Introduces 32/28-Nanometer Low-Power RTL-to-GDSII Silicon Realization Reference Flow for Common Platform Alliance10 Jan 2011 Cadence Boosts Verification Productivity for Complex FPGA/ASIC Design07 Jan 2011 Cadence Announces Fourth Quarter and Fiscal Year 2010 Financial Results Webcast