Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

 

Cadence Receives Three TSMC Partner of the Year Awards for Design IP, 16nm FinFET and 3D-IC Solutions
SAN JOSE, Calif., 01 Oct 2013

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today received three TSMC Partner of the Year Awards during TSMC’s Open Innovation Platform forum – accepting the most awards from the event. Cadence was presented awards for three different categories including awards for analog/mixed signal IP, 16nm FinFET design infrastructure, and 3D-IC design solutions. The awards underscore the deep collaboration between the two companies in bringing the highest quality design capabilities to IC designers around the world.

Cadence received an award for the “Analog/Mixed-Signal IP” category. The winners of the IP award are chosen based on customer feedback, TSMC9000 compliance, number of tapeouts, wafer volume and support. Cadence has a mature and broad offering of analog/mixed-signal IP including 28nm IP designs.

Partner of the Year: Analog/Mixed-Signal IP – Dr. Cliff Hou, Vice President, Research & Development, TSMC and Ehsan Rashid, Senior Group Director Research & Development of IP Group, Cadence


The award for “Joint Development of 16nm FinFET Design Infrastructure” is a validation of a long-standing relationship between Cadence and TSMC, working together on advanced node technology development and specifically FinFET enablement. The “Joint Delivery of 3D-IC Design Solution” award is in recognition of the joint collaboration on the new 3D-IC reference flow, and TSMC’s first innovative, true 3D stacking 3D-IC testchip tapeout.

Partner of the Year: Joint Development of 16nm FinFET Design Infrastructure - Dr. Cliff Hou, Vice President, Research & Development TSMC and Dr. Chi-Ping Hsu, Chief Strategy Officer, EDA and Senior Vice President of Digital & Signoff Group, Cadence
 
Partner of the Year: Joint Delivery of 3D-IC Design Solution - Dr. Cliff Hou, Vice President, Research & Development TSMC and Dr. Chi-Ping Hsu, Chief Strategy Officer, EDA and Senior Vice President of Digital & Signoff Group, Cadence


“The awards Cadence received were based on the quality results that were delivered for IP, 16nm FinFET and 3D-IC solutions,” said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing. “We look forward to continuing our partnership and delivering innovative design solutions to our mutual customers in the years to come.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

For more information, please contact:
Cadence Newsroom
(408) 944-7226
newsroom@cadence.com


© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries.