 |
Cadence Virtuoso Gets Major Upgrade
Steve Lewis, product marking director for the Cadence Virtuoso technology, discusses the latest productivity, capacity and ease-of-use enhancements to the company’s flagship custom IC and mixed-signal product suite.
|
|
|
 |
11/10/2009
A Conversation with John Bruggeman, Cadence Chief Marketing Officer
In this video interview, John Bruggeman talks about his previous marketing experience, his role and responsibilities as the new Cadence CMO, as well as the direction ahead for both Cadence and the EDA industry.
|
|
|
 |
10/19/2009
Cadence-ARM Collaboration
Steve Glaser, corporate vice president of strategy and planning, discusses the collaboration between Cadence and ARM to create a next-generation SoC design flow that accelerates time to market while lowering the cost of SoC integration and verification. The flow provides mutual customers better methods to optimize SoC integration architectures and IP selection, and provides VIP-based automation to speed both performance and functional verification time.
|
|
|
 |
10/14/2009
Tom Anderson Discusses the Expanded Mmulticore Support for Key Cadence Products
Tom Anderson, product marketing director for enterprise verification, discusses the expanded multicore support for many key Cadence products. Cadence engineers have created parallel algorithms to ensure design teams using multicore machines can reap significant performance benefits.
|
|
|
 |
10/05/2009
The Incisive Enterprise Verifier
Sarah Lynne Lundell discusses the new Incisive Enterprise Verifier, which delivers the dual power of formal analysis and simulation engines. Sarah discusses some of the product’s unique features—and how they can benefit verification teams deploying them.
|
|
|
 |
05/18/2009
Cadence and Virtutech Extend Metric-Driven Verification to Virtual System Development
In this video, recorded at CDNLive EMEA 2009, Ran Avinun, Marketing Group Director of System Design and Verification at Cadence, describes the combined offerings of Virtutech Simics and Cadence Incisive software extensions and how it improves quality and project predictability for teams creating and using virtual platforms.
|
|
|
 |
05/18/2009
Hemant Shah Comments on Cadence Announcement of FPGA-PCB Co-Design Solution
Cadence introduced an innovative FPGA-PCB Co-Design solution at CDNLive EMEA 2009. Hemant Shah, Allegro PCB Products Marketing Director at Cadence, explains what this announcement is about through a very short Q&A session.
|
|
|
|
06/19/2008
San Jose Mayor Chuck Reed Honors Cadence Design Systems
San Jose Mayor Chuck Reed honors Cadence on its 20th anniversary by declaring June 19, 2008.
|
|
|
|
06/16/2008
Cadence Corporate Overview
Consumers continue to demand sleeker, faster, thinner, and ever more functional electronic devices. Cadence is proud to lead in providing the innovative software that enables our customers to achieve breakthrough results. Take a look to see more of why we are in the things you can't do without.
|
|
|
|
06/1/2008
Cadence among the best in Silicon Valley
Last November, Cadence was included in a list of the 50 Best Places to Work in Silicon Valley by San Jose Magazine. As a result of our placement, on June 1, Cadence was featured on the CBS 5 - KPIX television show, Best Places to Work, along with several other leading Bay Area companies.
|
|
|
|
04/28/2008
CDNLive! 2008 EMEA
A successful CDNLive! EMEA recently concluded in Munich, Germany. More than 620 customers representing more than 200 European and international companies attended the event. The event centered on the Cadence product roadmap, EDA techtorials, and Designer Expo, and proved to be a constructive networking platform for discussing the various challenges of electronic design automation. In this podcast we hear customers and guest speakers talking about their experience attending the event and it will give you an excellent view on the EDA industry get-together.
|
|
|
|
09/24/2007
Cadence Research Laboratories Opening Celebration
See the new laboratories and hear from California and local politicians, Cadence executives, UC Berkeley representatives, and Board members on its contribution to our industry and to the community. The 21,000 square foot site will be home to researchers from around the world who will explore the leading edge of electronic design innovation.
|
|
|
|
09/11/2007
CDNLive! Silicon Valley 2007: The Present and Future of the Semiconductor Industry
Ted Vucurevich, SVP and CTO at Cadence, and Tom Reeves, vice president, Technology Licensing, IBM Intellectual Property & Standards, discuss the current state of the semiconductor industry and where it's heading tomorrow and beyond. Topics include IBM's market focus for chips, the technologies needed to keep shrinking process nodes, and the design collaboration between Cadence and IBM.
|
|
|
|
09/10/2007
CDNLive! Silicon Valley 2007: San Jose, California
A very successful CDNLive! Silicon Valley recently concluded in San Jose, California. Part of a series of global conferences, this event brought together over 800 Cadence technology users from 16 countries and 183 companies to share ideas, tackle complex issues, and meet Cadence experts. In this podcast we hear the challenges designers are facing as they move to advanced process nodes and the solutions Cadence announced at CDNLive! under the WYDIWYG (What You Design Is What You Get) moniker.
|
|
|
|
06/14/2007
Cadence: Driving Innovation for Logic Designers
The Design Automation Conference was held in San Diego recently, and Cadence hosted a very cool event at the San Diego Automotive Museum one evening. Surrounded by classic cars from all eras, logic designers enjoyed great food and drink, caught up with colleagues, met with Cadence Logic Design experts, and saw the latest in the Cadence Logic Design Team Solution. And one lucky person drove away in a brand new Ford Mustang. This video podcast gives you a glimpse of the action at the Cadence: Driving Innovation event.
|
|
|
|
|
05/30/2007
CDNLive! EMEA: Munich, Germany
CDNLive! EMEA recently concluded in Munich, Germany. It's part of the Cadence Design Systems series of worldwide conferences designed to bring technology users together to share ideas and tackle complex issues, both with peers and with Cadence technologists — and to mix in a little fun as well. In this podcast we hear a variety of viewpoints on the conference itself, we get highlights of product announcements made at CDNLive!, and we focus in on the EMEA geography that was a big part of CDNLive! Munich.
|
|
|
|
05/23/2007
CDNLive! EMEA: Cadence CEO Mike Fister
We catch up with Cadence CEO Mike Fister at CDNLive! EMEA recently concluded conference in Munich, and get his views on issues ranging from the nature of CDNLive! to the special challenges facing electronics designers and manufacturers in the Europe-Middle East-Africa geography.
|
|
|
|
01/29/2007
Low-power Design for Big Digital Chips gets Easier with Common Power Format
Increasing use of mobile devices as well as increasing power density of complex SoC's have made low-power a hot topic in the industry, and created headaches for design teams and their managers. In this interview, Neil Hand, Vertical Solutions, Cadence, discusses the challenges and tradeoffs for the design team, and a unique low-power solution that includes a new approach to power, from architecture through logic design, physical implementation and device signoff, with verification through-out the entire flow.
Podcast courtesy of Podtech.net
|
|
|
|
|
|
|