Log In
|
Register
|
Resource Library
|
Worldwide
Asia-Pacific
|
China
|
EMEA
|
India
|
Israel
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Solutions
Products
Services
Support & Training
Alliances
Community
About Cadence
Solutions for:
Advanced Node
Enterprise Verification
Hosted Design
Low-Power
Mixed-Signal
System Development
Solutions Home
Products for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
More Products
OrCAD Products
IP Catalog
Products A-Z
Products Home
Capabilities and Practices
Methodology and Technology Adoption
Design Collaboration
Talent Development
Programs
Startup Acceleration
VCAD
Services Home
Support
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training
Training Offerings
Training Course Catalogs
Support & Training Home
Programs and Initiatives
Foundry Program
IP Alliances
ChipEstimate.com - Chip Planning Portal
Connections Program
ASIC Program
Verification Alliance Program
Channel Partner (VARs) Program
Power Forward Initiative
Standards and Languages
PCB Service Bureaus
Industry Memberships
Alliances Home
Communities
Industry Insights Blog
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
PCB Design
IC Packaging and SiP Design
Manufacturability Signoff
Quicklinks
All Blogs
All Forums
Community Search
CDN
Live!
User Conferences
Community Home
News and Events
Newsroom
Multimedia Center
Events and Webinars
Company Info and Resources
Investor Relations
Executive Team
Cadence Research Laboratories
Community Involvement
Customer Success
Careers
Media Gallery
Contact Us
About Cadence Home
Home
>
About Cadence
> Newsroom
Share
Email
Social Web
*
Required Fields
Recipients email
*
(separate multiple addresses with commas)
Your name
*
Your email
*
Message
*
Send yourself a copy
Del.icio.us
Digg
Slashdot
Technorati
Subscribe
RSS
Cadence RSS Feeds
Cadence Press Releases
System Design and Verification Blog
Functional Verification Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Manufacturability Signoff Blog
All Blogs
System Design and Verification Forum
Functional Verification Forum
Digital Implementation Forum
Custom IC Design Forum
Custom IC SKILL Forum
Logic Design Forum
RF Design Forum
PCB Design Forum
PCB SKILL Forum
IC Packaging and SiP Design Forum
Manufacturability Signoff Forum
Intro copy of the newsletter section here, some intro copy of the newsletter. Instruction of how to subscribe to this newsletter.
Contact Us
Cadence Contacts
Community Relations
Customer Support
Employment
Investor Relations
Media Relations
Training
Global Office Locator
Find Offices worldwide
»
Sales Inquiry
Request for Product information
»
Cadence Channel Partners
»
Corporate Headquarters
Cadence Design Systems, Inc.
2655 Seely Avenue
San Jose, CA 95134
Phone: 408.943.1234
*
Required Fields
First Name
*
Last Name
*
Email
*
Company / Institution
*
Comments:
*
Send Yourself A Copy
Newsroom
Cadence and GLOBALFOUNDRIES Technology Agreement
As part of a wide-ranging, multi-year software and services agreement, Cadence is providing GLOBALFOUNDRIES with a wide array of products, solutions and services...
Read more
»
Cadence Co-Founder Honored by IEEE and Royal Society of Edinburgh
Dr. Alberto Sangiovanni-Vincentelli received the 2009 IEEE/RSE Wolfson James Clerk Maxwell Award for his pioneering research in the field of electronic design automation (EDA).
Read more
»
16 Mar 2010
Cadence Europe Expands Its Academic Network
01 Mar 2010
Chipsbank Adopts Cadence Incisive Xtreme III System to Boost SoC Verification Performance
22 Feb 2010
MEDIA ALERT: Cadence Design Systems, Inc. President and CEO Lip-Bu Tan to Ring the NASDAQ Stock Market Opening Bell
12 Feb 2010
Cadence Senior Vice President and Chief Financial Officer Kevin Palatnik to Present At The Morgan Stanley Technology, Media & Telecom Conference
05 Feb 2010
Cadence Hosts 2010 Investor and Analyst Conference Webcast
03 Feb 2010
Cadence Reports Q4 and Fiscal Year 2009 Financial Results
01 Feb 2010
Cadence Encounter Digital Implementation System 9.1 Addresses Industry Productivity Crisis for Complex System-on-Chip Design
Read more press releases
»
19 Feb 2010
EDA chiefs hazard no guesses on 2010 market
-
EE Times
09 Feb 2010
EMA Expands OrCAD Product Family
-
PCB Design 007
05 Feb 2010
Managing Complex SoC verification using plan based verification techniques
-
EDA DesignLine
05 Feb 2010
Managing Complex SoC verification using plan based verification techniques
-
EDA Design Line
03 Feb 2010
Cadence introducing the new Encounter supporting 32nm and 28nm Designs
-
Electronic Journal
02 Feb 2010
Cadence adds design for manufacture to 32nm chips
-
Richard Wilson, Electronics Weekly
02 Feb 2010
Si2 rolls open PDK effort
-
EE Times
Read more news
»
Press Releases
In The News
Third-Party Press
Cadence Articles
Newsletters
Multimedia Center
Media Contacts
Leslie Clavin
Account Director
RacePoint Group
408.914.6016
publicrelations@cadence.com
Nancy Szymanski
Cadence Design Systems, Inc.
408.473.8382
nancy@cadence.com
Media contacts
»
Cadence Quarterly Industry Analyst Newsletter (PDF)
Cadence Fact Sheet (PDF)
2008 Annual Report (PDF)
Home > About Cadence > Newsroom