Home > About Cadence > Events > Event Details

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

Signal Integrity Technology on Tour

 
Type:
Cadence Event  
Date:
13 Sep 2013 (8:45am - 5:00pm)  
Location:
Singapore Marriott Hotel, Grand Ballroom (Level 3), 320 Orchard Road, Singapore  

Increasing demands for complex, high-end ICs and chip-package-PCB integration are driving greater demands for low power and high-speed data transmission rates. For design engineers, this also means bigger challenges in the areas of signal integrity and power integrity. Attend the Cadence Signal Integrity Technology on Tour to learn best practices and useful insights to meet these challenges, directly from our Allegro® Sigrity™ experts.

Seats are limited; register before September 6 to reserve your spot.

Who should attend?
  • Design engineers working on projects at the chip, package, and/or system levels
  • Designers who need solutions that address high-speed power integrity, signal integrity, and thermal issues

What you will learn
  • Insight into high-speed design challenges associated with power integrity, signal integrity, and thermal issues
  • How to address issues associated with 2.5D/3D-IC packaging and PCB system-level simulation

Questions About this Event?
Send email to event_ap@cadence.com