Home > About Cadence > Events > Event Details

Archived Webinar: Is SystemVerilog the Future of Analog Modeling?

Original webinar date:
18 Sep 2012  
  View Webinar »  

More and more of today’s complex designs include analog functionality. As a result of the interactions and feedback loops between the digital and analog functionality, more verification of these interactions is needed at a functional level. However, because the simulation engines used for analog designs (Spice, FastSpice, etc.) run several orders of magnitude more slowly than a digital-only simulation, engineers turn to fast real-number models (RNMs) for simulating analog behavior in an accurate way for full-chip verification.

A significant speed-up in simulation performance can be achieved by replacing the analog portions of a design with functionally equivalent real-number models using real/wreal functionality in Verilog-AMS and/or SystemVerilog to achieve a 100–500x performance boost for top-level SoC verification.

Questions About this Event?
Send email to webinar_info@cadence.com

View Webinar »