Home > About Cadence > Events > Event Details

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

How to Choose Design IP and Verification IP to Reduce SoC Development Risk

 
Type:
Seminar  
Date:
22 May 2012 - 24 May 2012 8:00 AM  
Location:
May 22 - Marlborough MA
May 24 - Ottawa, ONT
 

Speed IP integration, improve SoC quality, and reduce schedule risk with proven Design IP and Verification IP (VIP) in this free half-day seminar from Cadence.

SoC project managers need production-proven design IP that meets the unique criteria of each SoC project. Power, performance, and area are always key requirements, but other more subtle aspects to IP selection may not be as evident. Learn how to distinguish between good, better and best in class IP for memory and interface IP including DDR3/4, Flash, PCIe Gen3, NVM Express and high-performance, low-jitter SerDes.

Verification teams need proven and technically advanced verification IP that helps find design bugs quickly and efficiently. Learn why over 500 customers have used Cadence VIP on thousands of projects to verify more than 40 protocols including the newest and most complex such as AMBA 4 ACE, PCI Express Gen 3, USB 3.0, MIPI LLI, DDR4, and NVM Express.

What you will learn
Design IP Topics
  • How an optimized soft IP configuration reduces area and power
  • How to save time and money implementing NVM Express
  • High-performance SerDes– it’s not just throughput that’s important
  • Highly configurable early access to new standards accelerates design time
Verification IP Topics
  • Don’t just collect coverage, verify specification compliance
  • Ensure cache-coherency in multi-core ARM SoCs
  • Confirm single-root and multi-root I/O virtualization for PCI Express Gen 3
  • Special considerations for verifying the new MIPI Low Latency Interface (LLI)
  • How to verify stacked protocols like NVM Express

Agenda

Registration and continental breakfast begin at 8:30am
Seminar: 9:00am – 2:00pm (lunch provided)

Seminar Locations:
Boston
Tuesday, May 22, 2012
Courtyard Boston Marlborough
75 Felton Street, Marlborough MA
1.508.480.0015 - for directions only

Ottawa
Tuesday, May 24, 2012
Brookstreet Hotel
525 Legget Drive, Ottawa Ontario
1.613.271.1800 - for directions only

Questions About this Event?
Send email to events@cadence.com