Home > About Cadence > Events > Event Details

Archived Webinar: Connecting SystemVerilog Real Numbers and Verilog-AMS Nets

Original webinar date:
09 May 2012  
  View Webinar »  

This webinar will discuss the connection between these domains and how this enables analog block integration regardless of abstraction level (SPICE, AMS models, real number models). We will also discuss how to add to your verification quality and productivity using a metric-driven approach, which is enabled by this connection.

Questions About this Event?
Send email to webinar_info@cadence.com

View Webinar »