Home > About Cadence > Events > Event Details

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

EDA360 Tech on Tour: On-Demand PCB Design presentations and demos

 
Type:
Technology on Tour  
Date:
29 Nov 2011  
Location:
San Jose, CA  

Combine Theory from Industry Expert Robert Hanson with Hands-On Experience from Cadence
In this free seminar, PCB signal integrity consultant and world-renowned educator in high-speed PCB design and analysis, Robert Hanson, will kick off each of our three days with educational material drawn from his course material. You will move from basic signal integrity (SI) concepts on Day 1 to advanced signal integrity topics on Day 2 to the finer details of power delivery network design and analysis on Day 3. Each day, Cadence will supplement Robert’s educational material with either detailed demonstrations or hands-on workshops to give you the confidence to apply this knowledge in practical situations on the job, immediately.

Who should attend?
  • Users of Allegro or equivalent PCB software
  • Users of OrCAD or equivalent PCB software
  • PCB designers and management
  • PCB design teams looking to boost productivity and predictability

What you will learn
Practical education from one of the top signal integrity educators in North America combined with hands-on experience in how to utilize this information in a PCB design and analysis solution:
  • Signal integrity terminology
  • Fundamentals of transmission lines
  • Crosstalk: stack-up optimization and forward/reverse crosstalk
  • Source synchronous bus design analysis (DDR3 memory interface)
  • Multi-gigabit channel design and analysis (PCI Express)
  • DC power analysis
  • AC power analysis

Agenda
Choose to attend any or all of the three days of education and hands-on training
Day 1 Agenda (Basic SI) Day 2 Agenda (Advanced SI) Day 3 Agenda (Power Integrity)
8:30 - 9:00am Registration and Coffee 8:30 - 9:00am Registration and Coffee 8:30 - 9:00am Registration and Coffee
9:00 - 10:30am Training Session 1 (Robert Hanson) SI Basics 9:00 - 10:30am Training Session 1 (Robert Hanson) DDR3 Memory Interface 9:00 - 10:30am Training Session 1 (Robert Hanson) PDN Design and Analysis
10:30 - 10:45am Break 10:30 - 10:45am Break 10:30 - 10:45am Break
10:45am - 12:15pm Training Session 2 (Robert Hanson) SI Basics 10:45am - 12:15pm Training Session 2 (Robert Hanson) Multi-Gigabit Serial Links 10:45am - 12:15pm Training Session 2 (Robert Hanson) PDN Design and Analysis
12:15 - 1:00pm Lunch 12:15 - 1:00pm Lunch 12:15 - 1:00pm Lunch
1:00 - 3:00pm Training Session 3
(Robert Hanson) SI Basics
1:00 - 3:00pm Advanced SI Workshop Session 1 (Hands on) 1:00 - 3:00pm PDN Analysis Workshop Session 1 (Hands on)
3:00 - 3:15pm Break 3:00 - 3:15pm Break 3:00 - 3:15pm Break
3:15 - 5:00pm PCB SI Demonstrations (Cadence) 3:15 - 5:00pm Advanced SI Workshop Session 2 (Hands on) 3:15 - 5:00pm PDN Analysis Workshop Session 2 (Hands on)

Questions About this Event?
Send email to events@cadence.com