Home > About Cadence > Events > Event Details

Archived webinar - Are You Losing Sleep Over How to Perform Top-Level Mixed-Signal SoC Verification?

 
Type:
Webinar  
Orignal webinar date:
16 Nov 2010  
Location:
Online  
  View Webinar »  

Mixed-signal verification remains one of the biggest design challenges and verifying multi-million gate SoCs is not a trivial task. Mixed-signal design environments are not an entirely new ballgame, but it seems that neither analog nor digital engineers are completely prepared to enter each others’ areas of expertise. Thus the need for an integrated mixed-signal simulation and verification environment and mixed-signal behavioral modeling.

This webinar will introduce you to the Cadence mixed-signal verification environment that enables full-chip verification very close to digital speeds using real number models. You’ll also learn about mixed-signal behavioral modeling using Real/Wreal functionality in Verilog-AMS and SystemVerilog to achieve 500x performance boost for top-level SoC verification.


Questions About this Event?
Send email to webinar_info@cadence.com

View Webinar »