will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > About Cadence > Events > Event Details

Archived webinar - CircuitSutra: Role of Standards in TLM Driven Design and Verification Methodology

Original webinar date:
15 Sep 2010  
  View Webinar »  

In this presentation, we will talk about various SoC modeling standards and how they work with Cadence tools to enable the TLM-driven design and verification methodology. The SoC modeling standards include: OSCI SystemC IEEE 1666, OSCI TLM 1.0, OSCI TLM 2.0, OSCI SystemC synthesizable subset draft, STARC TL guidelines, and the OCP-IP modeling kit.

Questions About this Event?
Send email to

View Webinar »