will be under system maintenance from Tuesday June 28, 6pm PT to Sunday July 3, 11pm PT. Login and registration will be disabled.
Home > About Cadence > Events > Event Details

Archived webinar - Addressing DDR3 Timing Challenges

Original webinar date:
09 Jun 2010 (10:00am - 11:00am PDT)  
At your desktop  
  View Webinar »  

Addressing DDR3 Timing Challenges

See the value of an integrated constraint-driven design and analysis environment where changes can easily be made to the design and reanalyzed without having to translate design data. This webinar will review the signal integrity (SI) design flow, focusing on the timing analysis phase. A DDR3 design will be analyzed within Allegro PCB SI, and integration with EMA TimingDesigner will allow us to detect, correct, and update the timing violation within the Allegro PCB SI environment.

Questions About this Event?
Send email to

View Webinar »