Home > Training > EMEA > Course Detail

EMEA Training Course Detail 

Back to course catalogue
Availability
DatesLocations
17 Mar 2015 - 18 Mar 2015Feldkirchen-Munich, GermanyExpress Interest »

Course TitleCadence Library Characterization and Validation v3.1p3
Course CategoryCustom IC Design – Virtuoso
Duration2 Days
Course IDES_85041_3.1p3
Product Versionv3.1p3

Course Description

During this course, the student will learn the basic skills necessary to characterize and validate standard cell libraries using both Cadence Library Creation and Cadence Library Validation software tools. The course consists of both lecture and labs.

Learning Objectives

After completing this course, you will be able to:

o   Create Liberty, Verilog, Vital and datasheet library views.

o   Characterize Standard Cells for timing, power and noise.

o   Use different algorithms for characterizing timing, power and noise.

o   Validate Liberty libraries for correctness, consistency and accuracy.

o   Explore differences between library data.

o   Identify and Debug failed characterization data.

Software Used in This Course

o   ALTOS

Software Release(s)

o   3.1p3

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

Day 1

o   About this Course

o   Introduction to CLC

o   Building a Library from Scratch

o   Library Re-characterization

o   Characterization Methods for Timing, Power and Noise

o   Creating Current Source Mode

Day 2

o   Validating Libraries with CLV

o   Debugging Characterization Issues

Audience

o   Design engineers or CAD engineers who are responsible for creating libraries to use in front-end design flows.

Prerequisites

You must have:

o   A working knowledge of Liberty Syntax.

o   An understanding of transistor level simulation and syntax.

o   A basic knowledge of TCL programming.


Related Courses

 Virtuoso Analog Design Environment v IC6.1.6