Home > Training > NA > NA Training Course Detail

Email

* Required Fields

Recipients email * (separate multiple addresses with commas)

Your name *

Your email *

Message *

Contact Us

* Required Fields
First Name *

Last Name *

Email *

Company / Institution *

Company Location *

Comments: *

NA Training Course Detail 

Back to course catalog

Delivery MethodVersionDatesLocationsLengthCost 
Online Subscription Available 24 hours, 7 days a week.Online2800.00Register »
Online12.2Available 24 hours, 7 days a week.Online  1575.00Register »
 More Online
Instructor Led12.2Scheduled upon demand 24  Hrs2100.00Express Interest »
 More Instructor-Led
Virtual Instructor12.2Scheduled upon demand 20  Hrs2100.00Express Interest »
 More Virtual offerings

Course ID:  ES_82202_12.2

Course Description

This course teaches the IEEE Standard 1666-2011 SystemC® Language. You do the lab exercises using the Incisive® Enterprise Simulator XL.

Course Description

This course teaches the IEEE Standard 1666-2011 SystemC® Language. You do the lab exercises using the Incisive® Enterprise Simulator XL.

Learning Objectives

After completing this course you will be able to:

  • Identify where SystemC fits in your design flow
  • Construct and simulate a SystemC modules
  • Model design data using SystemC data types

  • Model design behavior using SystemC processes
  • Define, implement, and utilize SystemC interfaces
  • Trace the scheduling of simulation events
  • Construct and use primitive channels
  • Construct and refine hierarchical channels
  • Query simulation runtime information
  • Report and diagnose incorrect design operation

Software Used in This Course

  • Incisive Enterprise Simulator XL

Software Release(s)

  • INCISIV122

Course Agenda

Note that this course can be tailored to better meet your needscontact the Cadence training staff for specifics.

Day 1

  • SystemC applications
  • SystemC language introduction
  • SystemC data types

Day 2

  • Processes and events
  • Interfaces and channels
  • SystemC simulation engine

Day 3

  • Building channels
  • Simulation query and control
  • Debugging SystemC

Audience

  • Design Engineers
  • System Engineers
  • Verification Engineers

Prerequisites

You must have:

  • Knowledge of hardware or software design or verification
  • Practical working knowledge of C and C++
  • Basic UNIX literacy. You must know how to use a shell and editor of your choice and navigate the file system.

Related Courses

  • Incisive SystemC, VHDL, and Verilog Simulation
  • C++ Language Fundamentals for Design and Verification
  • SystemC Transaction-Level Modeling (TLM 2.0)

Click here to view course learning maps, and here for complete course catalogs.